595

PAPER A Pulse-Tail-Feedback LC-VCO with 700 Hz Flicker Noise Corner and –195 dBc FoM

Aravind Tharayil NARAYANAN^{†a)}, Nonmember and Kenichi OKADA^{†b)}, Senior Member

SUMMARY This paper proposes a pulse-tail-feedback VCO, in which the tail transistor is driven using pulse-shaped voltage signals with rail-to-rail swing. The proposed pulse-tail-feedback (PTFB) VCO relies on reducing the current conduction period of the tail transistor and operating the tail transistors in triode region for reducing the flicker and thermal noise from the active elements. Mathematical analysis and circuit level simulations of the phase noise mechanism in the proposed PTFB-VCO is also presented in this paper for validating the effectiveness of the proposed technique. A prototype LC-VCO with the proposed PTFB technique is fabricated in a standard 180 nm CMOS. Laboratory measurement shows a power consumption of 1.35 mW from a 1.2 V supply at 4.6 GHz. The proposed PTFB-VCO achieves a flicker corner of 700 Hz, which enables the VCO to maintain a fairly constant figure-of-merit (FoM) of –195 dB within a wide offset frequency range of 1 kHz–10 MHz.

key words: oscillator, LC-VCO, PLL, flicker noise, pulse VCO, phase noise, tail feedback

1. Introduction

Wireless communication has advanced tremendously in the past decades. Over the generations, wireless communication speed has undergone a steady growth and with the rolling out of the fifth generation wireless (5G) standard, the data rate capability of the mobile devices will have improved by thousands of folds as compared to the earlier generations. The advancements in CMOS manufacturing technology enables the low-cost fabrication of digital baseband systems that can support multi-Gpbs data rate. Unfortunately, advanced technology nodes does little to improve the performance of RF front end modules, especially the local oscillator (LO). In fact, the process scaling typically has a negative impact on the LO performance. Hence it is necessary to develop new design techniques that can address the factors degrading the LO performance at a more fundamental level.

Phase Locked Loops (PLL) are widely used as LOs in most of the modern wireless transceivers. For ensuring better modulated signal quality (EVM), it is important to reduce the jitter (or phase noise) [1]–[4] generated by the PLL. In a typical analog PLL as shown in Fig. 1, one of the most critical sources of jitter is the Voltage Controlled Oscillator (VCO) [3], [4]. Figure of Merit (FoM) is an excellent tool for evaluating the performance of various VCO circuits since it enables fare comparison between different topolo-

Manuscript revised January 11, 2019.

gies. It must be noted that the FoM that is being referred to in this paper [5] normalizes the phase noise at a given offset with the oscillation frequency and power consumption as given by the following equation:

$$FoM = \mathcal{L}(\Delta\omega) - 20\log\left(\frac{\omega}{\Delta\omega}\right) + 10\log\left(\frac{P_{\rm DC}}{1\,{\rm mW}}\right)$$
 (1)

where $\mathcal{L}(\Delta\omega)$ is the phase noise at an offset of $(\Delta\omega)$ from the carrier *omega*, and P_{DC} is the power consumption. The importance of the VCO is only magnified since it is also one of the most power-hungry components in a typical PLL. Increasing power can improve the VCO jitter [6]. However, this is not a viable option in the modern wireless era.

A quick review of the VCO phase noise reveals that it is composed of the white $(1/f^2)$ noise, which appears in the phase noise plot with a slope of -20 dB/dec., and the up-converted flicker noise $(1/f^3)$, which exhibits a slope of -30 dB/dec. as shown in Fig. 2 (a). The point of inter-



Fig. 1 Simplified PLL phase noise model showing major noise sources.



Fig. 2 Effect of VCO flicker noise on PLL jitter (a) phase noise characteristics of a typical VCO (b) open loop phase noise plots of two VCOs with 1 kHz and 1 MHz flicker noise corner (c) closed loop noise transfer function for PLL components (VCO₁, VCO₂ and PFD/CP) (d) overall jitter of the PLL while using VCOs with different flicker corner.

Copyright © 2019 The Institute of Electronics, Information and Communication Engineers

Manuscript received July 10, 2018.

[†]The authors are with Department of Physical Electronics, Tokyo Institute of Technology, Tokyo 152–8552, Japan.

a) E-mail: aravind-tn@ssc.pe.titech.ac.jp

b) E-mail: okada@ssc.pe.titech.ac.jp

DOI: 10.1587/transele.2018ECP5044

section of these two curves is known as the flicker corner $(1/f^3)$. The formulation of the theory of Impulse Sensitivity Function (ISF) [7], [8] enhanced our understanding of phase noise in oscillators and enabled researchers to develop techniques for designing power-efficient low-noise oscillators [9], [10]. However, most of the conventional VCO architectures focus on reducing the noise contribution from the white noise component [9]–[21] and these techniques are typically ineffective in dealing with the flicker noise. This work presents an alternative approach for reducing the jitter contribution of the VCO by reducing the both the white noise and flicker noise components. Examining Fig. 2 (b) to Fig. 2 (d), it can be seen that a VCO with low flicker noise can be used for reducing PLL jitter.

Conventional techniques used for reducing VCO flicker noise are based either on filtering out the noise [22], [23] or on minimizing Groszkowski effect [24]–[26]. Noise filtering techniques introduces significant area overhead due to the additional LC tank, and the Groszkowski effect minimization typically requires transformers [26] or resistors [25] along with the LC tank, which could result in $1/f^2$ noise degradation. A tail-feedback technique has been proposed for LC-VCOs [27]-[29] for improving the currentefficiency and $1/f^3$ noise corner of LC-VCO by limiting the current conduction time (conduction angle) of the tail transistor. In this method, it is necessary to keep the tail transistors saturated for lowering the conduction angle. The flicker corner reduction capability of this technique is limited to hundreds of kilohertz [27]-[29]. A modified tailfeedback VCO architecture using PMOS type tail current source proposed in [30] hypothesized that noise filtering can be achieved by driving the tail transistors into deep triode region. Even though this technique can reduce the flicker corner well below tens of kilohertz, the analysis done in this paper reveals that it suffers from a trade-offs between $1/f^3$ corner, $1/f^2$ noise, and power efficiency. This ultimately lowers the figure-of-merit (FoM) at high offset frequencies with lowering flicker corner. Since the tail-feedback VCO does not require additional inductor, they have the added advantage of being area efficient. However, as explained above, the conventional implementations of tail-feedback VCOs suffer from a clear trade-off between flicker noise corner and $1/f^2$ noise. This paper analyzes the phase noise mechanism in conventional tail-feedback VCOs [27]-[30] in detail, and proposes a new technique namely "pulse-tailfeedback" (PTFB) [31], which has the capability to lower the flicker noise corner without compromising the VCO FoM. This paper also presents one possible circuit implementation of the proposed pulse-tail-feedback VCO in standard 180 nm CMOS process.

2. Flicker Reduction Using Pulse-Tail-Feedback Technique

2.1 Conventional Tail-Feedback VCO

The tail-feedback LC-VCO has been developed for im-

proving the current efficiency and for reducing the flicker noise [27]–[30], which has its roots in the pioneering work done by various researchers [32]–[36] on the effects of switched biasing on flicker noise. Tail-feedback technique exploits the time-variant nature of the VCO for periodically switching the tail transistor through "on" and "off" states. This reduces the flicker noise generated by the tail transis-



Fig.3 Current-biased VCOs depicting their schematics (left) and conceptual waveforms showing noise injection (right) for (a) constant tail-bias and (b) modulated tail-bias using tail-feedback [27]–[29].



Fig.4 Simplified circuit schematic of (a) the modified tail-feedback VCO [30] and (c) the proposed pulse-tail-feedback VCO [31] along with (b), (d) their corresponding voltage and current waveforms.



Fig.5 (a) Simplified circuit schematic for a differential current-biased LC-VCO (b) single branch of the VCO (c) simplified small signal model (d) major sources of noise (e) simplified noise model.

tor by reducing the memory effect of the trapped carriers in the gate oxide [32]–[36]. A typical constant current-biased VCO is shown in Fig. 3 (a). Recalling that the noise injected into the tank is the product of the noise generated by the tail transistor and the noise multiplying function at the tail node (NMF_{tail}) [7], it can be concluded that the noise from the tail transistor is injected into the tank for the entire period of oscillation in a VCO with constant tail-bias. In a conventional tail-feedback VCO such as the one shown in Fig. 3 (b) [27]-[29], the fundamental oscillations coupled through the capacitors ($C_{\rm fb}$) are combined with a DC bias ($V_{\rm bias}$) as the driving signal for the tail transistors M_{T1} and M_{T2} . It can be noted from Fig. 3 (b) that by lowering the DC bias (V_{bias}) , the overdrive voltage of the tail transistors (V_{OD}) can also be lowered, which controls the conduction period of the transistors. One half of the conduction period is termed as the conduction angle (Φ) and it can be expressed as:

$$\cos(\Phi) = \frac{V_{\rm OD}}{A_{\rm T}} = \frac{V_{\rm th} - V_{\rm bias}}{A_{\rm T}}$$
(2)

where A_T is the amplitude of tank oscillations. By reducing the conduction angle, the amount of noise injected into the tank can also be reduced. However, in order to reduce conduction angle in conventional tail-feedback VCOs, it is necessary to maintain very low overdrive voltage for the tail transistors as evident from Figs. 4 (a) and (b).

2.2 Pulse-Tail-Feedback VCO

The proposed pulse-tail-feedback VCO achieves conduction angle reduction by using pulses for driving the tail transistors. Since the conduction angle is controlled only by the width of the pulses, there is no restriction on the overdrive voltage applied to the tail transistors, as in the case of conventional tail-feedback VCO. It can be observed from Fig. 4 (c) and (d) that the conduction angle reduction is be achieved by using pulse-shaped signals with controllable pulse widths for driving the tail transistors. The advantage of using pulse signals for conduction angle reduction is that, unlike the conventional TFB technique, the proposed PTFB technique does not require a reduction in the transistor overdrive voltage (V_{OD}) for lowering the conduction angle [31]. The dependence of the tail transistor overdrive voltage and the VCO phase noise is analyzed in detail in Sect. 2.3.

2.3 Phase Noise Mechanism in Current-Biased VCOs

A typical differential current-biased VCO with the LC-tank split between the two branches of the differential pair is shown in Fig. 5 (a). Owing to the time-variant nature of the VCO, the circuit can be simplified as shown in Fig. 5 (b). The main sources of phase noise are shown in Fig. 5 (c), which can be identified as; (i) the tank noise $(i_{n,T})$, (ii) noise from the cross coupled transistor $(i_{n,cc})$, and (iii) noise from the tail transistor $(i_{n,tail})$. Note that the tank noise source is purely thermal due to the resistive element R_T , whereas the noise from the active elements $(i_{n,cc} \text{ and } i_{n,tail})$ is composed of both thermal and flicker noise [37]. *i.e.*

$$\overline{i_{n,\text{tail}}^2} = 4k_\text{B}T\gamma \cdot gm_{\text{tail}} + \frac{K}{C_{\text{ox}}(WL)_{\text{tail}}}\frac{1}{f} \cdot gm_{\text{tail}}^2 \tag{3}$$

$$\overline{i_{n,cc}^2} = 4k_B T \gamma \cdot gm_{cc} + \frac{K}{C_{ox}(WL)_{cc}} \frac{1}{f} \cdot gm_{cc}^2$$
(4)

$$i_{n,T}^2 = \underbrace{4k_BT \cdot R_T}_{\text{thermal}}$$
 (5)

where k_B is the Boltzmann's constant, T is the absolute temperature in degrees Kelvin, γ is the empirical constant for MOSFET, K is an empirical constant, *f* is the frequency offset, and gm_{cc} and gm_{tail} represents the transconductance of the cross-coupled transistor and tail transistor, respectively. Since the noise model of a MOSFET depends on its operating region [38], the expression for the transconductance (gm_x) presented here is modified to include the effects of MOSFET operating region (*i.e.* saturation/triode). From the phase noise expression ($\mathcal{L}(\Delta\omega)$) developed by A. Hajimiri and T.H. Lee [7], [8], the oscillator phase noise at an offset $\Delta\omega$ can be represented as:

$$\mathcal{L}(\Delta\omega) = 10 \log \left[\frac{\sum_{i} N_{L,i}}{2\Delta\omega^2 C^2 A_{\text{tank,diff}}^2} \right]$$
(6)

where tank capacitance $C = Q/(\omega_{\circ}R)$, $A_{\text{tank,diff}}$ is the differential voltage across the tank network and $N_{L,i}$ is the effective noise generated by the *i*th device and is defined as [9]:

598

$$N_{L,i}(t) = \frac{1}{T_0} \int_0^{T_0} \Gamma^2(t) \, \overline{t_{n,i}^2(\phi)} \, \mathrm{d}t \tag{7}$$

where $\Gamma^2(t)$ is the impulse sensitivity function (ISF) at the node under consideration [7]. This paper extends the analysis done in [9], [10] by including the effects of the tailcurrent source. It can be observed from Fig. 5 (d) that three main noise sources are present in a typical current biased VCO (i) tank noise ($N_{L,tank}$ due to the noise current $i_{n,T}$) (ii) noise from the tail transistors (N_{L,tail} due to the noise current $i_{n,tail}$) and (iii) noise from the cross coupled transistors $(N_{\rm L,cc}$ due to the noise current $i_{\rm n,cc}$). Figure 5 (d) also reveals that the MOSFETs (cross coupled MOS and the tail MOS) along with the tank impedance forms a current divider network. As a result, only a fraction of the noise generated by the active elements (cross coupled MOS and the tail MOS) flows into the tank, which is rendered as the VCO phase noise. Since multiple uncorrelated noise sources are present, superposition theorem can be applied to quantify the effective noise current delivered to the tank network $(\overline{i_{n \text{ tot}}^2})$ as:

$$\overline{i_{n,tot}^2} = \overline{i_{n,T}^2} + \overline{i_{n,tail}^2} + \overline{i_{n,cc}^2}$$
(8)

where $\overline{i_{n,T}^2}$, $\overline{i_{n,tail}^2}$, and $\overline{i_{n,cc}^2}$ are the noise currents generated from the tank resistance (R_T), the tail MOSFET current (I_{tail}) and the cross coupled pair current (I_{cc}), respectively. A brief discussion on each of these noise sources is presented hereafter for intuitively understanding their influence on the phase noise in conventional TFB-VCO and proposed PTFB-VCO. The validity of this intuitive analysis will be corroborated using the mathematical analysis and circuit level simulations presented in Sect. 2.4.

The noise contribution from the tank impedance can be calculated as [9]:

$$N_{\rm L,tank} = \frac{1}{2\pi} \int_{-\pi}^{\pi} \left(4k_{\rm B} \mathrm{T} \cdot \frac{1}{R_{\rm T}} \right) \mathrm{d}\phi \tag{9}$$

For accurate and fair comparison of the conventional TFB-VCO and the proposed PTFB-VCO, this paper makes use of the excess noise factor (ENF) [39], which normalizes the noise contributions from the active elements with the tank noise thus facilitating the deduction of the effects of tank noise ($N_{L,tank}$) from the analysis. Following the analysis in [39], *ENF* of the *i*th device working in a specified operating *region* can be defined as:

$$ENF_{i,region} = \frac{1 + \frac{N_{\text{L,iregion}}}{N_{\text{L,tank}}}}{\eta_{\text{P}}}$$
(10)

where $N_{\text{L,i,region}}$ is the noise from the *i*th device while working in the specified *region* of operation. and η_{P} represents the power efficiency, which is the product of voltage efficiency and current efficiency ($\eta_{\text{V}} \times \eta_{\text{I}}$).

The remaining elements contributing to the VCO phase noise are the tail transistors and the cross coupled transistors. It can be noticed from Fig. 5(c) that the current in the tail transistor is composed of two components:

$$I_{\text{tail}} = I_{\text{r,tail}} + I_{\text{gm,tail}}$$
(11)

$$= \frac{V_{\rm s,cc}}{r_{\rm tail}} + g_{\rm m,tail} V_{\rm g,tail}$$
(12)

where $I_{r,tail}$ is the portion of tail current flowing through the resistive element of the tail MOSFET, and $I_{gm,tail}$ is the portion of tail current flowing through the (trans)conductive element of the tail MOSFET, the noise generated by which can now be calculated as [9]:

$$i_{n,tail}^{2}(\phi) = 4k_{B}T \cdot \gamma gm_{tail}(\phi)$$
(13)

where gm_{tail} is dependent on the operating region of the MOSFET [38], [40]. That is, for a MOSFET working in saturation condition, the main source of noise is the transconductance itself, which is also evident from Eq. (12) as $r_{\text{tail}} \rightarrow$ ∞ in saturation. In contrast, the noise current in a MOSFET working in triode region is dependent on the drain-to-source voltage (source voltage of the cross coupled transistor $V_{\rm s,cc}$ as shown in Fig. 5 (c)) as well. From Eqs. (12) and (13), it can be seen that driving the tail transistor into deep triode region forces most of the tail current to flow through the resistive element instead of the transconductive element, thus reducing the noise generation. From Eq. (11), there are two options for maintaining a specified I_{tail} : (i) increase gm_{tail} , (ii) decrease r_{tail} . The modified TFB-VCO using PMOS type tail current source as shown in Fig. 4(a) [30] drives the tail transistors into deep triode region using large gate bias voltage which reduces r_{tail} and facilitates flicker noise reduction through filtering action. However, from Eq. (2) and Fig. 4 (a), large gate bias results in a large conduction angle which results in larger period of noise injection and lower current efficiency, which ultimately results in a lowering of FoM. On the other hand, the conventional TFB-VCO as shown in Fig. 3 (b) reduces the noise generation and noise injection by reducing the conduction angle (Φ), which is accomplished by using gate bias voltage that is well below the threshold voltage [27]-[29]. But from Eq. (2), maintaining small conduction angle requires lowering the overdrive voltage thus forcing the transistors to operate in saturation region. As a result, no noise filtering can be achieved at the tail node and almost all the noise generated by the tail transistor is injected directly into the tank and translated into the phase noise. In conclusion, in conventional TFB-VCO and modified TFB-VCO, the requirement for lowering the conduction angle (Φ) directly contradicts with the requirement for noise filtering, and as a result these VCOs are not capable of lowering noise generation and achieving noise filtering simultaneously.

The noise contribution of the cross coupled transistors to the VCO phase noise can be found by following the analysis done by A. Mazzanti and P. Andreani [9]. The main difference between the analysis done in this work as compared to [9] is that in Eq. (A5) of [9], it is assumed that the cross coupled transistor current is dependent only on the gate voltage. This is only true for transistors working in saturation region (which is the case for a class-C VCO [9]). However, for the proposed PTFB-VCO shown in Figs. 4 (c) and (d), the cross coupled transistors enter deep-triode region within the conduction period of the tail transistors. *I.e.* if the conduction angle Φ of the tail transistors are small enough, within the conduction angle, the gate potential of M_{cc} ($V_{g,cc}$) traverses the voltage maxima while its drain potential (V_P or V_N) traverses the voltage minima.

Owing to the similarities of modified TFB-VCO in Fig. 4 (a) to the conventional TFB-VCO shown in Fig. 3 (b), the latter is selected for detailed analysis and comparison with the proposed PTFB-VCO [31] in this paper.

2.4 Comparison of Noise Generated in Conventional Tail-Feedback and Proposed Pulse-Tail-Feedback

From Fig. 5 (c), voltages at various nodes of the cross coupled transistor and tail transistor can be listed as:

$$V_{\rm d,cc}(\phi) = V_{\rm DD} - A_{\rm T} \cos(\phi) \tag{14}$$

$$V_{\rm g,cc}(\phi) = V_{\rm DD} + A_{\rm T} \cos(\phi) \tag{15}$$

$$V_{\text{g,tail}}(\phi) = V_{\text{bias}} + A_{\text{T}}\cos(\phi) \tag{16}$$

where $V_{d,cc}(\phi)$, $V_{g,cc}(\phi)$ and $V_{g,tail}(\phi)$ represents the voltages at the drain of the cross coupled transistor pair, gate of the cross coupled pair and gate of the tail transistor, respectively. V_{bias} is the DC bias applied to the tail transistor in conventional tail-feedback VCO, V_{DD} is the supply voltage, and A_{T} is the amplitude of tank oscillations across R_{T} due to the fundamental current (I_{ω_o}), which is defined as:

$$A_{\rm T} = I_{\omega_{\rm o}} \cdot R_{\rm T} \tag{17}$$

In a conventional TFB-VCO as the one shown in Fig. 3 (b), the cross coupled pair is working in class-B mode, it can be predicted with a fair amount of certainty that the cross coupled transistor turns "on" in triode region for the most of its conduction period. Also, from [27]–[29] and from the discussion in Sect. 2.3, it is clear that the tail transistor in a conventional TFB-VCO stays in saturation region while it conducts current. The currents flowing in cross coupled transistor and the tail transistor can be expressed respectively as:

$$I_{\rm cc,tri}(\phi) = \beta_{\rm cc,tri}(V_{\rm gs,cc}(\phi) - V_{\rm th} - V_{\rm ds,cc}(\phi))V_{\rm ds,cc}(\phi)$$
(18)

$$I_{\text{tail,sat}}(\phi) = \beta_{\text{tail,sat}}(V_{\text{gs,tail}}(\phi) - V_{\text{th}})^2$$
(19)

where $V_{gs,cc}(\phi)$, $V_{ds,cc}(\phi)$, and $V_{gs,tail}(\phi)$ are the potential differences between gate-source terminal of cross coupled transistor, drain-source terminal of cross coupled transistor, and the gate-source terminal of tail transistor, respectively. The parameter β_x accounts for the physical parameters of the device, which can be represented as:

$$\beta_{\rm x} = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \left[\frac{W}{L} \right]_{\rm x} \tag{20}$$

where μ_n is the mobility of electrons (μ_p for p-channel devices), C_{ox} is the oxide capacitance, $[W/L]_x$ is the width (W)

to length (*L*) ratio of the x^{th} device. The DC component of the current flowing in the transistors is equal to the tail bias current (I_{tail}) over one oscillation cycle and it can be represented as:

$$I_{\circ} = \frac{1}{2\pi} \int_{-\Phi}^{\Phi} I_{\text{tail}}(\phi) \,\mathrm{d}\phi \tag{21}$$

From [29], [31] and from Fig. 9 (b), it can be noted that the tail current (I_{tail}) in both conventional TFB-VCO and the proposed PTFB-VCO is set by the bias current (I_B), the size ratio between the bias transistor (M_B) and the mirroring tail transistor (M_T), and the conduction angle (Φ). Using Fourier's theory, the fundamental harmonic component of the current flowing in a transistor can be expressed as:

$$I_{\omega_{\circ}} = \frac{1}{\pi} \int_{-\Phi}^{\Phi} I(\phi) \cos(\phi) \,\mathrm{d}\phi \tag{22}$$

The fundamental current in the tail transistor can be thus calculated as:

$$I_{\omega_{\circ},\text{tail}} = \frac{1}{\pi} \int_{-\Phi}^{\Phi} I_{\text{tail}}(\phi) \cos(\phi) \, d\phi$$

= $\frac{\beta_{\text{tail}} A_{\text{T}}^2}{6\pi} \Big[\Big(6\sin(\Phi) - 6\sin(\Phi)\cos(\Phi)^2 \Big) - \Big(6\Phi\cos(\Phi) + 3\sin(2\Phi)\cos(\Phi) + 2\sin(\Phi)^3 \Big) \Big]$
(23)

Since the fundamental component of the current flowing in the cross coupled transistor is same as that of the tail transistor, it can be written that:

$$I_{\omega_{\circ,cc}} = I_{\omega_{\circ},tail} \tag{24}$$

Assuming that β_{cc} is equivalent to β_{tail} , it can be deduced from Eq. (24) that:

$$\beta_{\text{tail}} = \frac{15\pi}{2A_{\text{T}}\Phi^5 R_{\text{T}}} \tag{25}$$

The solution for β_{tail} obtained above is back substituted for calculating power efficiency and transconductance. In a differential VCO, $I_{\text{tail}} = 2 \times I_{\circ}$. The DC to RF current conversion efficiency can be thus calculated as:

$$\eta_{\rm I} = \frac{1}{\sqrt{2}} \cdot \frac{I_{\omega_{\circ}}}{2I_{\circ}} = \frac{1}{\sqrt{2}} \cdot \frac{I_{\omega_{\circ}}}{I_{\rm tail}} \tag{26}$$

Assuming an ideal LC tank with an impedance of $R_{\rm T}$ at a frequency of $\omega_{\rm o}$, the voltage at the output node $V_{\rm P}$ of a typical differential VCO can be written as:

$$V_{\rm P}(\phi) \approx V_{\rm DD} - \frac{R_{\rm T}}{2} I_{\omega_{\rm o}} \cos(\phi)$$
 (27)

As $A_{\rm T} = 1/2(\sqrt{2}R_{\rm T}\eta_{\rm I}I_{\rm tail})$ from Eqs. (17) and (26), the differential output voltage of a VCO can be calculated as:

$$V_{\text{out}}(\phi) = V_{\text{P}}(\phi) - V_{\text{N}}(\phi) = R_{\text{T}}I_{\omega_{\circ}}\cos(\phi)$$
$$= -2A_{\text{T}}\cos(\phi)$$
(28)



Fig. 6 Power efficiency of (a) TFB VCO and (b) PTFB VCO as a function of the conduction angle.



Fig.7 Calculated ENF of (a) conventional TFB-VCO and (b) proposed PTFB-VCO as a function of the conduction angle.

Considering rms value of the tank voltage amplitude as $V_{\text{RF,rms}}$, the voltage efficiency of a typical differential VCO is then calculated as:

$$\eta_{\rm V} = \frac{V_{\rm RF,rms}}{V_{\rm DD}} = \frac{\sqrt{2}A_{\rm T}}{V_{\rm DD}}$$
(29)

Assuming a voltage limited operation, the conventional TFB-VCO such as the one shown in Fig. 3 (b) achieves a maximum efficiency of $\sqrt{2}$. The power efficiency (η_P) is calculated as the product of η_I and η_V , and the results are plotted in Fig. 6 (a). Since the tail transistor in a conventional TFB-VCO operates in saturation region, its transconductance can be calculated as:

$$gm_{\text{tail,sat}}(\phi) = \frac{\partial I_{\text{ds}}(\phi)}{\partial V_{\text{gs}}(\phi)} = \frac{2I_{\text{tail,sat}}(\phi)}{V_{\text{gs,tail}}(\phi) - V_{\text{th}}}$$
(30)

Recalling from Eq. (3) that the noise power spectral density of a transistor that is generating a current of i_{n,ω_o} is proportional to the transconductance of the device [40], its thermal noise can be calculated as:

$$i_{n,tail,sat}^{2}(\phi) = 4k_{B}T\gamma gm_{tail,sat}(\phi)$$
 (31)

The noise contribution of the tail transistor can be now calculated using Eq. (7) as:

$$N_{\text{L,tail,sat}}(\phi) = \frac{1}{2\pi} \int_{-\pi}^{\pi} \Gamma_{\text{t}}^{2}(t) \overline{i_{\text{n,tail,sat}}^{2}(\phi)} \, \mathrm{d}\phi$$
$$= \frac{5k_{\text{B}} \mathrm{T}\gamma h^{2}}{2(\Phi)^{5} R_{\text{T}}} \times \left(3\cos(\Phi)\sin(2\Phi) + 4\sin(\Phi)^{3}\right)$$

 $-12\sin(\Phi) + 6(\Phi)\cos(\Phi)$ (32)

where $\Gamma_t^2(t)$ is the ISF at the tail node [7]. The noise contribution from the tail transistor in a conventional TFB-VCO can be now calculated using the ENF given by Eq. (10) as:

$$ENF_{tail,sat} = 1 - \frac{5\gamma}{4(\Phi)^5} \times \left(3\cos(\Phi)\sin(2\Phi) + 4\sin(\Phi)^3 - 12\sin(\Phi) + 6(\Phi)\cos(\Phi)\right)$$
(33)

Unlike the tail transistor, the cross coupled transistor pair in a conventional TFB-VCO enter triode region for most of its operating period. Keeping this in mind, the ENF of the cross coupled transistors is calculated following similar analysis as above. The resulting ENF of the tail transistor and the cross coupled transistor in a conventional TFB-VCO is plotted in Fig. 7 (a). As hypothesized in Sect. 2, the noise from the cross coupled pair decreases as the conduction angle reduces, whereas an increase in noise contribution from tail transistor can be observed with the lowering of conduction angle. From Eq. (8), the total noise from the active elements is calculated as the sum of their individual noise contributions, which is shown using solid black line in Fig. 7 (a).

Following the procedure followed for analyzing the conventional TFB-VCO noise as above, the noise analysis of the proposed pulse-tail-feedback VCO can be carried out. The main distinction of the proposed PTFB-VCO from the conventional TFB-VCO is that the tail-transistors in the proposed PTFB-VCO are operated in the triode region instead of saturation region for reducing the noise generation as hypothesized in Sect. 2. This is made possible in the PTFB-VCO by facilitating the conduction angle (*Phi*) control via control of the pulse width of the signal that is fed back to the tail transistor. Thus, the proposed PTFB-VCO does not suffer from the interdependence between the transistor overdrive voltage, V_{OD} and the conduction angle, Φ (*i.e.* conduction angle can be reduced without having to reduce the transistor overdrive voltage as shown in Fig. 4 (d)) [31]. The cross coupled pair in the proposed PTFB-VCO functions like the cross coupled pair in conventional TFB-VCO since they work in class-B mode.

From the above discussion, we can conclude that the node voltages of the cross coupled transistors are similar to that of the conventional TFB-VCO and can be represented using Eqs. (14) and (15). The gate voltage of the tail transistor is assumed to be a pulse shaped voltage signal, which can be represented as:

$$V_{\text{g,tail,ptfb}}(\phi) = V_{\text{DD}} \tag{34}$$

The fundamental current flowing in the tail transistor of the proposed PTFB-VCO can be calculated using Eq. (22) as:

$$I_{\omega_{\circ},\text{ptfb}} = 1 - \frac{\Phi^2}{6} + \dots \tag{35}$$

The current efficiency of the proposed PTFB-VCO is calculated from Eqs. (26) and (35). While the voltage efficiency of the proposed PTFB-VCO follows Eq. (29) (since the cross coupled transistors work in class-B mode). Multiplying the current and voltage efficiency gives the power efficiency of the proposed PTFB-VCO, which is plotted in Fig. 6(b). It can be observed from Fig. 6 that operating the tail transistors in triode region results in a lower current efficiency (and thus a lower power efficiency) at larger conduction angles as compared to operating the tail transistors in saturation. However, at smaller conduction angles, the gap between the power efficiency of the proposed PTFB-VCO approaches that of the conventional TFB-VCO. Recalling that in the proposed PTFB-VCO, the tail transistor turns on in triode region when it is conducting current, its transconductance $(gm_{\text{tail, ptfb}}(\phi))$ and noise $(N_{\text{L,tail, sat}}(\phi))$ can be calculated as:

$$gm_{\text{tail,ptfb}}(\phi) = \beta_{\text{tail,ptfb}} \cdot V_{\text{ds,tail,ptfb}}(\phi)$$
(36)

$$N_{\text{L,tail,sat}}(\phi) = \frac{k_{\text{B}} \text{T}\gamma h^2 \beta_{\text{tail,ptfb}} V_{\text{ds,tail,ptfb}}(\phi)}{3\pi} \times \left((3\sin(2\Phi) + 6\Phi) V_{\text{DD}} + 4A_{\text{T}} \sin(\Phi)^3 - 12A_{\text{T}} \sin(\Phi) \right)$$
(37)

From the above results and Eq. (10), the ENF of the tail transistor in the proposed PTFB-VCO is calculated and plotted in Fig. 7 (b).

Comparing the ENF of the conventional TFB-VCO and the proposed PTFB-VCO as shown in Fig. 7, the advantages of the proposed PTFB-VCO becomes evident. It can be noticed that as the conduction angle (Φ) is lowered below $\pi/2$,

the ENF in the conventional TFB-VCO is worsened due to the increase in noise generation from the tail transistors. In stark contrast, a decrease in ENF is observed with lowering conduction angle in the proposed PTFB-VCO, thanks to the pulse-based tail biasing technique.

2.5 Simulations

Circuit level simulations were carried out on the conventional TFB-VCO, as depicted in Fig. 3 (b), and the proposed PTFB-VCO, as depicted in Fig. 4 (d), using Cadence Virtuoso (ADE L) environment to substantiate the validity of the analysis presented in Sect. 2.4. Real circuit models from the PDK of TSMC 180 nm process were used for the cross coupled transistors, the tail transistors and the tank elements. Verilog-A based models were used in place of the pulse generator of the proposed PTFB-VCO for better controllability of the pulse width of the fed back signal. The use of a Verilog-A based model also helps in understanding the circuit behavior in the presence of a delay in the pulse generator circuitry by facilitating variable delay addition (details of this will be presented in Sect. 3.2). Power efficiency of the conventional TFB-VCO and the proposed PTFB-VCO were simulated using harmonic balance (hb) simulations and the results are superimposed on the analytical results shown in Fig. 6. Phase noise analysis is done using periodic steady state (pss) analysis and phase noise (pnoise) analysis. The simulated ENF at 1 MHz offset frequency for the conventional TFB-VCO and the proposed PTFB-VCO are plotted in Fig. 7. It can be noticed that the simulation results for the power efficiency and ENF are in fair agreement with the analytical results obtained in Sect. 2.4. The simulated phase noises of the conventional TFB-VCO and the proposed PTFB-VCO at various conduction angle are also plotted in Figs. 8 (a) and (b), respectively. It was observed during the simulations that the conventional TFB-VCO fails to sustain oscillations (even when assisted start-up is provided by setting initial conditions) when the conduction angle is lowered below certain limits. In-order to reanimate the oscillator, the size of the tail transistor had to be increased. This results in an increase in the phase noise with lowering conduction angle as shown in Fig. 8 (a). On the other hand, the proposed PTFB-VCO successfully systained oscillations at lower conduction angles without having to increase the tail transistor size, resulting in a lowering of phase noise with lower conduction angles, The simulation results also shows a lowering in flicker noise corner at lower conduction angles, which can be attributed to the lowering of the noise injection as hypothesized in Sect. 2.3, which is conceptually shown in Fig. 3 (b) [32]–[36].

3. Circuit Implementation

3.1 Principle of Operation

A pulse generator that satisfies the following requirements



Fig.8 Simulated phase noise of the (a) conventional tail-feedback VCO swept in the range of $\pi/2$ to $\pi/4$ and the proposed PTFB-VCO.



Fig.9 Circuit schematic of (a) the proposed pulse-tail-feedback VCO (b) the proposed synchronized pulse generator.

is necessary to implement the pulse-tail-feedback VCO discussed in Sect. 2; (i) the generated pulse train must be synchronized to the VCO's tank oscillations, (ii) the generated pulses must possess large enough conduction angle (Φ) during the start-up phase of the VCO to ensure a robust oscillation buildup. and (iii) the conduction angle (Φ) must be kept lower than half a cycle of tank oscillation in steady state for minimizing the phase noise.

The proposed PTFB-VCO in Fig. 4(c) is implemented in CMOS configuration as shown in Fig. 9(a). The CMOS configuration is adopted for minimizing the power consumption for a given FoM [41]. Since the only fundamental difference between the circuit in Figs. 4(c) and 9(a) is the way in which the cross coupled pair is generating the required negative resistance, the analysis carried out in Sect. 2 holds for the CMOS version in Fig. 9 (a). A pulse generator circuit with adaptive pulse width control is proposed in this work for satisfying the above requirements, which is shown in Fig. 9(b). The proposed pulse generator consists of two main modules, (i) a conduction angle control module, and (ii) an amplitude regeneration module. The working principle of the proposed pulse generator can be understood by studying Fig. 10 along with Fig. 9(b). The oscillations in the VCO tank are sensed through the node V_N , which is then passed through a DC-block capacitor CDC. The signal present at node $N_{\rm B}$ is the vector sum of the AC and the DC signal generated by the bias network. The DC bias is generated using a current source $I_{\rm B}$, a resistor $R_{\rm B}$ a capacitor $C_{\rm B}$ and a transistor $M_{\rm B}$. Depending on the signal present at the node $N_{\rm B}$, the pulse generator goes through three stages of operation as shown in Fig. 10; (i) start-up (ii) conduction angle reduction and (iii) steady state. During the start-up stage, there is no oscillations in the LC tank and as a result the AC voltage coupled to the node $N_{\rm B}$ is negligible. It can be noticed from Fig. 10(a) that by applying an appropriate bias current, the voltage at $N_{\rm B}$ can be kept higher than the threshold voltage of the amplitude regeneration block. The amplitude regenerator then restores the voltage at $P_{\rm N}$ to the full supply level V_{DD} . This scheme ensures a highly robust start-up in class-A/AB mode. Once the oscillation builds up in the tank, the AC amplitude at $N_{\rm B}$ increases and as a result the operating condition of the transistor $M_{\rm B}$ alters between "off" and "on" states. This reduces the current flowing through the resistor $R_{\rm B}$, which in turn reduces the DC voltage coupled to the node $N_{\rm B}$. It can be observed from Fig. 10(b) that this reduction in DC bias voltage results in a reduction in time for which the signal at the input of the amplitude regenerator $V(N_{\rm B})$ crosses its threshold voltage. Beyond this time point, the amplitude regenerator acts as pulse generator which is synchronized to the tank oscillations. The pulse width continues to reduce until the VCO achieves steady state, which is defined by the bias network as shown in Fig. 10(c).

3.2 Challenges

As in any electronic circuitry, the implementation presented above faces challenges that must be solved for improving the VCO performance. A simplified circuit diagram of the proposed pulse-tail-feedback VCO is shown in Fig. 11 (a). In practice, the pulse generator will have an intrinsic delay (t_d), which results in a delay between the voltage signal at the gate of the tail transistor ($V_{g,t}$) and the gate of the cross coupled transistor ($V_{g,cc}$), a conceptual representation of which is shown in Fig. 11 (b). This means that the tail transistor enters full conduction while the cross coupled transistor pair is already moving towards cut-off. If the delay introduced by the pulse generator is excessively large, the



Fig. 10 Conceptual waveforms depicting the operating states of the proposed variable width pulse generator (a) start-up (b) pulse width reduction and (c) steady state along with the simulated current waveform at the tail transistor.



Fig. 11 Effects of the intrinsic delay of the pulse generator (a) simplified circuit diagram showing a single active branch of the proposed PTFB VCO (b) waveform showing the effects of delay on ISF (c) simulated phase noise degradation with increasing pulse generator delay.

VCO might fail to sustain oscillations. On the other hand, if the delay is smaller, sustained oscillation is possible. However, the delay will have adverse effects on the phase noise. This reason for this is evident from the ISF theory [7]. The effect of pulse generator delay on the phase noise at various frequency offsets is simulated and is plotted in Fig. 11 (c). It can be noticed that the impact of t_d on the VCO phase noise is minimal at higher offset frequencies but increases substantially at lower offset frequencies. This is due to the increased flicker noise resulting from the inharmony in the current flowing in the LC-tank and the current flow in the cross coupled pair [24]. Even though this could be a limiting factor in certain scenarios, such challenges can be overcome by using advanced process nodes, increasing supply voltage, or by developing an improved pulse generator circuit.

4. Measurement Results

The proposed pulse VCO is fabricated in standard 180 nm CMOS process. The chip micrograph of the fabricated VCO is shown in Fig. 12. The chip size is $1180 \,\mu\text{m} \times 830 \,\mu\text{m}$ with



Fig. 12 Chip micrograph of the proposed pulse-tail-feedback VCO prototype.



Fig. 13 Measured phase noise of the proposed PTFB VCO showing the flicker noise corner.

the VCO core occupying an area of $530 \,\mu\text{m} \times 450 \,\mu\text{m}$. The VCO oscillation frequency and output power are measured by a spectrum analyzer (Agilent E4407B ESA-E).

Figure 13 shows the phase noise measured by a signal source analyzer (Agilent E5052B SSA) at 4.55 GHz, while consuming 1.35 mW from a 1.2 V DC supply. Two

Reference	Frequency (GHz)	Power (mW)	Phase Noise(@1 kHz) dBc/Hz	(@10 kHz) dBc/Hz	(@1 MHz) dBc/Hz	FoM (@1 kHz) dBc/Hz	(@10 kHz) dBc/Hz	(@1 MHz) dBc/Hz	1/f ³ Corner (Hz)	Topology
[9]	4.9–5.5	1.3	-40.0^{*}	-70.0^{*}	-123.0^{*}	176.6*	184.7	195.7	200,000	Class-C
[23]	4.7–5.4	0.50	-38.0^{*}	-68.0^{*}	-119.0	176.6*	184.7	195.0	200,000	CM-Resonance
[26]	5.4-7.0	10-12	-43.8*	-73.8	-124.5	170.7^{*}	180.7	191.4	130,000	Class-F
[30]	2.4	4.20	-	-88.7	-128.4	-	190.1	189.8	-	Tail-Feedback
This Work	4.5-4.7	1.35	61.8**	-83.2	-123.4	193.7	195.1	195.3	700	Pulse-Tail-Feedback

 Table 1
 Comparison of pulse-tail-feedback VCO with other low-flicker VCOs.

* Calculated from the noise plot.

** Measured from averaged phase noise.



Fig. 14 Measured FoM of the proposed PTFB VCO compared with the recent VCOs employing state-of-the-art flicker reduction techniques.

lines with slopes of $-30 \, \text{dB/dec.}$ and $-20 \, \text{dB/dec.}$ (shown as dotted red lines) were overlapped on the measured phase noise plot for calculating the flicker noise. The intersection of these two lines mark the flicker corner frequency of 700 Hz. In order to visualize the effectiveness of the proposed pulse-bias technique and the importance of reducing the flicker corner, the figure-of-merit (FoM) of the VCO is calculated [5] and is shown in Fig. 14. The figure shows the FoM of the VCO at its lowest and highest operating frequencies of 4.55 GHz and 4.73 GHz respectively. It can be noticed from the plot that the at 4.55 GHz, the FoM maintains an average value of -195 dB/Hz after passing the flicker corner of 700 Hz. The pulse generator consumes $160 \,\mu\text{W}$ from $1.2 \,\text{V}$ supply, which degrades the FoM by approximately 1 dB. Comparing the FoM of the proposed PTFB-VCO with the other state-of-the art VCO designs utilizing flicker reduction techniques, it can be noticed that the proposed technique maintains relatively flat characteristics over a wider range of offset frequencies than the conventional works. From a PLL design perspective, this means that the proposed pulse-tail-feedback VCO can maintain an optimum power-jitter ratio over a wide range of PLL bandwidths. Figures 15 (a) and (b) compares the FoM of the proposed VCO with other high performance VCO designs at offset frequencies of 1 MHz and 1 kHz. It can be noticed from Fig. 15 (a) that the maximum achievable FoM beyond the flicker noise corner has stayed more or less the same from the year of 2001; thanks to the advancements in our understanding of the phase noise mechanism in VCOs [7]-[10], we now know that the maximum achievable FoM is bound by the quality (O) factor of the tank and researchers were able to invent techniques that can achieve nearly ideal



Fig. 15 FoM (a) @1 MHz and (b) @1 kHz frequency offsets over the years.

FoM values. However, a quick look at the FoM plot for the 1 kHz offset, depicted in Fig. 15 (b) shows a stagnation in the flicker noise reduction for decades. The proposed technique achieves approximately 3 dB improvement in FoM at the 1 kHz offset as compared to the VCOs employing state-of-the-art flicker reduction techniques.

5. Conclusion

This paper proposes a pulse-tail-feedback technique for reducing the flicker noise in current-biased VCOs without compromising on the FoM. The proposed PTFB-VCO relies on reducing the current conduction period of the tail transistor and driving them into deep-triode region for reducing the noise generation and noise injection into the tank network. Theoretical analysis and extensive circuit-level simulations were carried out for validating the presented idea. A prototype of the proposed PTFB-VCO is implemented in a standard 180 nm CMOS process. Laboratory measurements shows an improvement of approximately 4 dB at low frequency offset due to the very low flicker corner of 700 Hz. The low flicker corner helps the VCO to maintain an FoM of -195 dB within frequency offset ranging from 1 kHz to 10 MHz, which enables the VCO to be maintain consistent jitter-power performance when used in PLLs with widely different bandwidths.

References

- D. Petrovic, W. Rave, and G. Fettweis, "Performance degradation of coded-OFDM due to phase noise," IEEE Semiannual Vehicular Technology Conference, vol.2, pp.1168–1172, April 2003.
- [2] T. Pollet, M. van Bladel, and M. Moeneclaey, "BER sensitivity of OFDM systems to carrier frequency offset and Wiener phase noise," IEEE Trans. Commun., vol.43, no.2/3/4, pp.191–193, Feb. 1995.
- [3] A.G. Armada, "Understanding the effects of phase noise in orthogonal frequency division multiplexing (OFDM)," IEEE Trans. Broadcast., vol.47, no.2, pp.153–159, June 2001.
- [4] L. Piazzo and P. Mandarini, "Analysis of phase noise effects in OFDM modems," IEEE Trans. Commun., vol.50, no.10, pp.1696–1705, Oct. 2002.
- [5] P. Kinget, "Integrated GHz voltage controlled oscillators," W. Sansen, J. Huijsing, R. van de Plassche, eds., Analog Circuit Design, pp.353–381, Springer, Boston, MA, 1999.
- [6] D.B. Leeson, "A simple model of feedback oscillator noise spectrum," Proc. IEEE, vol.54, no.2, pp.329–330, Feb. 1966.
- [7] A. Hajimiri and T.H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol.33, no.2, pp.179–194, Feb. 1998.
- [8] A. Hajimiri and T.H. Lee, "Corrections to "A general theory of phase noise in electrical oscillators"," IEEE J. Solid-State Circuits, vol.33, no.6, p.928, June 1998.
- [9] A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," IEEE J. Solid-State Circuits, vol.43, no.12, pp.2716–2729, Dec. 2008.
- [10] P. Andreani, X. Wang, L. Vandi, and A. Fard, "A study of phase noise in colpitts and LC-tank CMOS oscillators," IEEE J. Solid-State Circuits, vol.40, no.5, pp.1107–1118, May 2005.
- [11] L. Fanori and P. Andreani, "Highly efficient class-C CMOS VCOs, including a comparison with class-B VCOs," IEEE J. Solid-State Circuits, vol.48, no.7, pp.1730–1740, July 2013.
- [12] K. Kwok and H.C. Luong, "Ultra-low-voltage high-performance CMOS VCOs using transformer feedback," IEEE J. Solid-State Circuits, vol.40, no.3, pp.652–660, March 2005.
- [13] K. Okada, Y. Nomiyama, R. Murakami, and A. Matsuzawa, "A 0.114-mW dual-conduction class-C CMOS VCO with 0.2-V power supply," Symposium on VLSI Circuits, pp.228–229, June 2009.
- [14] Y. Takeuchi, K. Okada, and A. Matsuzawa, "An improved dualconduction class-C VCO using a tail resistor," European Microwave Integrated Circuits Conference (EuMIC), pp.204–207, Oct. 2011.
- [15] M. Tohidian, A. Fotowat-Ahmadi, M. Kamarei, and F. Ndagijimana, "High-swing class-C VCO," European Solid State Circuits Conference (ESSCIRC), pp.495–498, Sept. 2011.
- [16] W. Deng, K. Okada, and A. Matsuzawa, "Class-C VCO with amplitude feedback loop for robust start-up and enhanced oscillation swing," IEEE J, Solid-State Circuits, vol.48, no.2, pp.429–440, Feb. 2013.
- [17] A.T. Narayanan, K. Kimura, W. Deng, K. Okada, and A. Matsuzawa, "A pulse-driven LC-VCO with a figure-of-merit of -192dBc/Hz," European Solid State Circuits Conference (ESSCIRC), pp.343–346, Sept. 2014.
- [18] L. Fanori and P. Andreani, "Class-D CMOS oscillators," IEEE J.

Solid-State Circuits, vol.48, no.12, pp.3105–3119, Dec. 2013.

- [19] Y. Yoshihara, H. Majima, and R. Fujimoto, "A 0.171-mW, 2.4-GHz class-D VCO with dynamic supply voltage control," European Solid State Circuits Conference (ESSCIRC), pp.339–342, Sept. 2014.
- [20] A. Visweswaran, R.B. Staszewski, and J.R. Long, "A clip-andrestore technique for phase desensitization in a 1.2V 65nm CMOS oscillator for cellular mobile and base stations," IEEE International Solid-State Circuits Conference (ISSCC), pp.350–352, Feb. 2012.
- [21] M. Babaie and R.B. Staszewski, "A class-F CMOS oscillator," IEEE J. Solid-State Circuits, vol.48, no.12, pp.3120–3133, Dec. 2013.
- [22] E. Hegazi, H. Sjoland, and A. Abidi, "A filtering technique to lower oscillator phase noise," IEEE International Solid-State Circuits Conference (ISSCC), pp.364–365, Feb. 2001.
- [23] D. Murphy and H. Darabi, "A complementary VCO for IoE that achieves a 195dBc/Hz FOM and flicker noise corner of 200kHz," IEEE International Solid-State Circuits Conference (ISSCC), pp.44–45, Jan. 2016.
- [24] J. Groszkowski, "The interdependence of frequency variation and harmonic content, and the problem of constant-frequency oscillators," Proc. IRE, vol.21, no.7, pp.958–981, July 1933.
- [25] S. Levantino, M. Zanuso, C. Samori, and A. Lacaita, "Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band," IEEE International Solid-State Circuits Conference (ISSCC), pp.50–51, Feb. 2010.
- [26] M. Shahmohammadi, M. Babaie, and R.B. Staszewski, "A 1/f noise upconversion reduction technique for voltage-biased RF CMOS oscillators," IEEE Journal of Solid-State Circuits, vol.51, no.11, pp.2610–2624, Nov. 2016.
- [27] S. Hara, K. Okada, and A. Matsuzawa, "A 9.3MHz to 5.7GHz tunable LC-based VCO using a divide-by-N injection-locked frequency divider," IEEE Asian Solid-State Circuits Conference, pp.81–84, Nov. 2009.
- [28] S. Hara, K. Okada, and A. Matsuzawa, "10MHz to 7GHz quadrature signal generation using a divide-by-4/3, -3/2, -5/3, -2, -5/2, -3, -4, and -5 injection-locked frequency divider," Symposium on VLSI Circuits, pp.51–52, June 2010.
- [29] A.T. Narayanan, W. Deng, K. Okada, and A. Matsuzawa, "A tail-feedback VCO with self-adjusting current modulation scheme," European Microwave Conference (EuMW), pp.707–710, Oct. 2014.
- [30] A. Mostajeran, M.S. Bakhtiar, and E. Afshari, "A 2.4GHz VCO with FOM of 190dBc/Hz at 10kHz-to-2MHz offset frequencies in 0.13μm CMOS using an ISF manipulation technique," IEEE International Solid-State Circuits Conference (ISSCC), pp.1–3, Feb. 2015.
- [31] A.T. Narayanan, N. Li, K. Okada, and A. Matsuzawa, "A pulsetail-feedback VCO achieving FoM of 195dBc/Hz with flicker noise corner of 700Hz," Symposium on VLSI Circuits, pp.124–125, June 2017.
- [32] D.M. Fleetwood and J.H. Scofield, "Evidence that similar point defects cause 1/f noise and radiation-induced-hole trapping in metaloxide semiconductor transistors," Phys. Rev. Lett., vol.64, no.5, pp.579–582, Jan. 1990.
- [33] I. Bloom and Y. Nemirovsky, "1/f noise reduction of metaloxide-semiconductor transistors by cycling from inversion to accumulation," Appl. Phys. Lett., vol.58, no.15, pp.1664–1666, Feb. 1991.
- [34] B. Dierickx and E. Simoen, "The decrease of "random telegraph signal" noise in metal-oxide-semiconductor field-effect transistors when cycled from inversion to accumulation," Appl. Phys. Lett., vol.71, no.4, pp.2028–2029, Feb. 1992.
- [35] S.L.J. Gierkink, E.A.M. Klumperink, A.P. van der Wel, G. Hoogzaad, E.A.J.M. van Tuijl, and B. Nauta, "Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators," IEEE J. Solid-State Circuits, vol.34, no.7, pp.1022–1025, July 1999.
- [36] E.A.M. Klumperink, S.L.J. Gierkink, A.P. van der Wel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing," IEEE J. Solid-State Circuits, vol.35, no.7,

pp.994–1001, July 2000.

- [37] B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed., McGraw-Hill, Inc., 2001.
- [38] B. Wang, J.R. Hellums, and C.G. Sodini, "MOSFET thermal noise modeling for analog integrated circuits," IEEE J. Solid-State Circuits, vol.29, no.7, pp.833–835, July 1994.
- [39] M. Garampazzi, S.D. Toso, A. Liscidini, D. Manstretta, P. Mendez, L. Romanò, and R. Castello, "An intuitive analysis of phase noise fundamental limits suitable for benchmarking LC oscillators," IEEE J. Solid-State Circuits, vol.49, no.3, pp.635–645, March 2014.
- [40] M.C. Schneider and C. Galup-Montoro, CMOS Analog Design Using All-Region MOSFET Modeling, 1st ed., Cambridge University Press, New York, NY, USA, 2010.
- [41] K. Okada, Y. Nomiyama, R. Murakami, and A. Matsuzawa, "A dual conduction class-C VCO for a low supply voltage," IEICE Trans, Fundamentals, vol.E95-A, no.2, pp.506–514, Feb. 2012.



Aravind Tharayil Narayanan received the B.Tech. degree in electronics and communication engineering from Calicut University, Kerala, India, in 2003, and the M.S. degree in VLSI-CAD from Manipal University, Karnataka, India, in 2009, and Ph.D. degree from Tokyo Institute of Technology, Tokyo, Japan in 2017. From 2017 to 2018, he was a post-doctoral researcher at Tokyo Institute of Technology. He is currently working as a researcher at Ericsson AB, Lund, Sweden. His

research interests include clock generation and recovery, high speed dataconverter design, mixed signal design, and fully synthesizable analog systems.



Kenichi Okada received the B.E., M.E. and Ph.D. degrees in Communications and Computer Engineering from Kyoto University, Kyoto, Japan, in 1998, 2000, and 2003, respectively. From 2000 to 2003, he was a Research Fellow of the Japan Society for the Promotion of Science in Kyoto University. From 2003 to 2007, he worked as an Assistant Professor at Precision and Intelligence Laboratory, Tokyo Institute of Technology, Yokohama, Japan. Since 2007, he has been an Associate Professor

at Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan. He has authored or co-authored more than 300 journal and conference papers. His current research interests include millimeter-wave CMOS wireless transceiver, digital PLL, 5G mobile system, and ultra-lowpower RF circuits. Dr. Okada is a member of IEEE, the Institute of Electronics, Information and Communication Engineers (IEICE), the Information Processing Society of Japan (IPSJ), and the Japan Society of Applied Physics (JSAP). He received the Ericsson Young Scientist Award in 2004, the A-SSCC Outstanding Design Award in 2006 and 2011, the ASP-DAC Special Feature Award in 2011 and Best Design Award in 2014–2015, JSPS Prize in 2014, Suematsu Yasuharu Award in 2015, and 36 other international and domestic awards. He is/was a member of the technical program committees of ISSCC, VLSI Circuits, and ESSCIRC, and serves as an Associate Editor of IEEE Journal of Solid-State Circuits.