

# INVITED PAPER *Special Section on Fabrication of Superconductor Devices; Key Technology in Superconductor Electronics*

## Fabrication Process for Superconducting Digital Circuits

Mutsuo HIDAKA<sup>†a)</sup> and Shuichi NAGASAWA<sup>†</sup>, *Members*

**SUMMARY** This review provides a current overview of the fabrication processes for superconducting digital circuits at CRAVITY (clean room for analog and digital superconductivity) at the National Institute of Advanced Industrial Science and Technology (AIST), Japan. CRAVITY routinely fabricates superconducting digital circuits using three types of fabrication processes and supplies several thousand chips to its collaborators each year. Researchers at CRAVITY have focused on improving the controllability and uniformity of device parameters and the reliability, which means reducing defects. These three aspects are important for the correct operation of large-scale digital circuits. The current technologies used at CRAVITY permit  $\pm 10\%$  controllability over the critical current density ( $J_c$ ) of Josephson junctions (JJs) with respect to the design values, while the critical current ( $I_c$ ) uniformity is within  $1\sigma = 2\%$  for JJs with areas exceeding  $1.0 \mu\text{m}^2$  and the defect density is on the order of one defect for every 100,000 JJs.

**key words:** superconducting integrated circuits, Josephson junction, fabrication process, controllability, uniformity, defect density

### 1. Introduction


The National Institute of Advanced Industrial Science and Technology (AIST) is equipped with a clean room for fabricating devices based on metal superconductors, particularly Nb, which is named CRAVITY (clean room for analog and digital superconductivity) [1]. We are developing and fabricating various types of superconducting devices at CRAVITY, such as superconducting detectors [2], [3], detector readout circuits [4], [5], SQUID (superconducting quantum interference device sensors) [6], quantum annealing machines [7], and digital circuits [8]–[16]. The fabricated devices are supplied to CRAVITY's collaborators both in Japan and abroad. Among our fabricated devices, digital circuits have the longest history and the highest level of integration.

Integrated digital circuits are composed of numerous circuit elements and the parameters of each element must be controlled within certain operating margins. If the value of only one parameter for one element exceeds its tolerance, it can result in fatal error for the circuit. In our experience, important aspects of the digital circuit fabrication process include controllability for achieving the required device parameters, intra- and interchip parameter uniformity, and reliability in terms of minimizing the number of defects to the greatest extent possible.

In this paper, we focus on the digital circuit fabrication process employed at CRAVITY and our current status with respect to controllability, uniformity, and reliability.

### 2. Digital Circuit Fabrication Process

We routinely fabricate superconducting digital devices using three types of processes [17]. Figure 1 depicts the device structures fabricated using each type of process. A device structure obtained from the most traditional process, referred to as STP2 [18], is shown in Fig. 1 (a). This structure contains four Nb superconducting layers, including a Nb/Al-AIO<sub>x</sub>/Nb Josephson junction (JJ) [19], and one Mo resistor layer on a surface-oxidized 3-inch Si wafer. inter-



**Fig. 1** Schematic device structures fabricated at CRAVITY using three digital circuit fabrication processes: (a) STP2, (b) HSTP, and (c) ADP2. Reprinted with permission from Ref. [17]. © 2017 CSSJ.

Manuscript received October 12, 2020.

Manuscript revised January 15, 2021.

Manuscript publicized March 3, 2021.

<sup>†</sup>The authors are with AIST, Tsukuba-shi, 305–8568 Japan.

a) E-mail: m-hidaka@aist.go.jp

DOI: 10.1587/transele.2020SUI0002

layer dielectric is composed of  $\text{SiO}_2$ . The critical current density ( $J_c$ ) of the JJ is set to  $2.5 \text{ kA/cm}^2$  and the sheet resistance ( $R_\square$ ) is  $1.2 \Omega$ . The minimum JJ dimensions and line width are  $2 \mu\text{m} \times 2 \mu\text{m}$  and  $1.5 \mu\text{m}$ , respectively.

Figure 1 (b) presents a device structure fabricated using HSTP [20], which is an advanced version of STP2. The layer structure is the same as in STP2, but  $J_c$ ,  $R_\square$ , and the minimum JJ dimensions and line width are  $10 \text{ kA/cm}^2$ ,  $2.4 \Omega$ ,  $1 \mu\text{m} \times 1 \mu\text{m}$ , and  $1.0 \mu\text{m}$ , respectively. These parameter values are set to realize higher operation speed. Another difference is that the JJs are positioned on contact holes between the resistor layer and JJ in HSTP, whereas they are placed on the resistor layer in STP2. This placement was adopted to reduce the influence of stress relaxation of the Nb film by generating steps beneath the JJ area [21].

The most complicated process employed at CRAVITY is ADP2, which affords the device structure shown in Fig. 1 (c) [22]. ADP2 devices have nine Nb layers. In ADP2, the Nb layers from the bottom to the seventh layer are planarized using our unique caldera planarization method [23]. The upper two layers, including the JJ layer, are not planarized and these devices have the same structure as HSTP devices except for the absence of a top layer.  $J_c$ ,  $R_\square$ , and the minimum sizes are identical to those in HSTP.

CRAVITY supplies several thousand digital chips fabricated using these three processes to its collaborators each year.

### 3. Process Flow and Evaluation

Figure 2 presents a general process flow diagram for the superconducting integrated circuits with the fabrication machines used in each process [22]. Essentially, the process comprises repeated cycles of film deposition, patterning, etching, washing (photoresist removal), and inspection. We use DC magnetron sputtering for metal deposition and plasma-enhanced chemical vapor deposition (PECVD) for  $\text{SiO}_2$  deposition. An i-line stepper is used for the patterning, the performance of which limits the minimum JJ size and line width. Etching is conducted by reactive-ion etching (RIE) using fluorine-based gases such as  $\text{SF}_6$  and  $\text{CHF}_3$ . Cleaning to remove the photoresist following RIE is




Fig. 2 Fabrication process flow diagram and equipment.

rather important for improving the process reliability. An automatic washing machine involving high-pressure jet injection of 1-methyl-2-pyrrolidone (the photoresist removal solvent), a brush pen, and ultrasonic water is used in the cleaning process. After fabricating the Nb layers at the bottom to the seventh layer in the ADP2 process, Nb patterns are planarized by the caldera planarization method. A chemical mechanical polishing (CMP) machine and a post-CMP cleaning machine are used in the planarization.

Every fabricated wafer includes several process evaluation chips containing various inspection circuits [22]. The room-temperature resistance values of these inspection circuits are measured using an automatic prober system after the formation of each metal layer. The maximum number of probing points is 316 per chip and we can measure nine chips per wafer. Thus, the total number of measurement sites is 2,844 per wafer. The inspection items include defect evaluation such as intra- and interlayer short circuits, JJ resistance, and wiring shrinkage. The evaluation chips also contain circuits for measurements at 4 K, including the critical current ( $I_c$ ) of the JJ and the resistance ( $R$ ), inductance ( $L$ ), and  $I_c$  of the superconducting contacts.

### 4. Controllability of Circuit Parameters

Important circuit parameters in superconducting digital circuits such as single-flux-quantum (SFQ) circuits [24] include  $I_c$ ,  $R$ , and  $L$ . These parameters are determined by  $J_c$ , JJ area ( $A$ ),  $R_\square$ , sheet inductance ( $L_\square$ ), and line width.  $I_c$  is the product of  $J_c$  and  $A$ .  $R$  (resp.  $L$ ) is the product of  $R_\square$  (resp.  $L_\square$ ) and the ratio of line length to width. The line length is determined by the design. The operating margin of SFQ circuits depends on the type of circuit and/or the operating frequency. We assume that an operating margin of  $\pm 20\%$  should be maintained [25]. Shifts in the fabricated parameters from their design values cause the operating margins to become even narrower. Our target  $J_c$  and  $R_\square$  values are within  $\pm 10\%$  of the design values.

The most difficult parameter to control in the process is  $J_c$ , because it is exponentially dependent on the  $\text{AlO}_x$  tunnel barrier thickness.  $\text{AlO}_x$  is formed by the thermal oxidation of Al, which is deposited on the Nb base electrode, and the thickness is 10 nm in our process. We use  $\text{Ar/O}_2$  (99:1) gas for the oxidation to improve the controllability of the  $\text{O}_2$  partial pressure [26].  $J_c$  is determined by controlling the product of the  $\text{O}_2$  partial pressure and oxidation time while maintaining the wafer stage temperature at  $20^\circ\text{C}$  by flowing temperature-controlled water. As the controllability of  $J_c$  is highly sensitive to the process conditions, oxidation pressure is finely tuned by feedback from the latest data. Figure 3 shows the variation of  $J_c$  in ADP2 over 18 months, revealing that the  $J_c$  values remained within  $\pm 10\%$  of the design value ( $J_c = 10 \text{ kA/cm}^2$ ). The deviation of the JJ area ( $A$ ) from its design value was evaluated from the shrinkage caused during patterning and RIE. The shrinkage was extrapolated using several  $I_c$  values for JJs that have different  $A$  values. As shown in Fig. 3, the shrinkage in ADP2 is

approximately  $0.2 \mu\text{m}$ , which is accounted for in the design values in advance; for example, a  $1.0 \mu\text{m} \times 1.0 \mu\text{m}$  JJ is designed as a  $1.2 \mu\text{m} \times 1.2 \mu\text{m}$  square [13].

Figure 4 shows the variation of  $R_{\square}$  over 18 months. In general,  $R_{\square}$  remained close to its design value of  $2.4 \Omega$ , although it deviated by up to 25% for some of the observation period owing to instrument problems. Figure 5 presents a plot of the shrinkage of the lines in every wiring layer including the resistor layer. We measured these values by extrapolating from the room-temperature resistance values of wiring with various line widths. The greater shrinkage values of the BAS layer, which is the base electrode of the JJs, originated from the Al/Nb layer structure, which

differs from the structure of the other wiring layers. We thus consider the shrinkage to be well controlled. To obtain the correct  $R$  and  $L$  values, this shrinkage is accounted for in the design by using line widths that are  $0.2$  and  $0.1 \mu\text{m}$  larger than the desired values for the BAS layer and other layers, respectively. Nb in the BAS layer and Nb in other layers are deposited using different sputtering systems. The film quality differs slightly, such as  $RRR = 5.9$  for the BAS sputtering system and  $RRR = 7.2$  for the other system. We suppose that differences in film quality cause the difference in shrinkage.

### 5. Parameter Uniformity

Circuit parameter uniformity throughout a wafer and chip is also important for correct circuit operation. Figure 6 shows the variation of experimentally measured  $J_c$  values throughout a 3-inch wafer. Here, the same JJ area of  $20 \mu\text{m} \times 20 \mu\text{m}$  is assumed in the  $J_c$  calculation, regardless of the chip location on the wafer. To confirm the validity of assuming the same JJ area over a 3-inch wafer, we checked the pattern size after the junction etching process with a microscope. Figure 7 shows the evaluation results of the pattern size at position 64 (center) and position 22 (periphery) in Fig. 6. JJ shrinkage does not significantly differ between the center and peripheral chips, as shown in Fig. 7. However, the JJ corners are rounded and the degree is not uniform within a wafer. Therefore, we used large JJs of  $20 \mu\text{m} \times 20 \mu\text{m}$  to eliminate almost all  $A$  fluctuation due to corner rounding in this experiment. When the JJ was a  $1 \mu\text{m} \times 1 \mu\text{m}$  square, all corners were rounded to a circle, resulting in a 21.5%




Fig. 3 Variation of  $J_c$  and JJ shrinkage in ADP2 over 18 months.




Fig. 4 Variation of  $R_{\square}$  in ADP2 over 18 months.




Fig. 5 Variation of shrinkage values for the DCP2, PTL1, PTL2, RES, BAS, and COU layers in ADP2 over 18 months.





Fig. 6 Variation of  $J_c$  throughout a 3-inch wafer. Each bar shows the central  $J_c$  value of 100 series-connected  $20 \mu\text{m} \times 20 \mu\text{m}$  JJs. The  $J_c$  variation of the 100 series-connected JJs was very low. The  $J_c$  variation of the central three chips was less than 1%, and the maximum  $J_c$  deviation was 5% for the upper-left chip. Reprinted with permission from Ref. [17]. © 2017 CSSJ.

area reduction. For a  $20\ \mu\text{m} \times 20\ \mu\text{m}$  square JJ, on the other hand, the area reduction due to corner rounding was only 0.05%. We estimate that the Josephson penetration depth at  $J_c$  of  $2.5\ \text{kA}/\text{cm}^2$  JJ is  $7.6\ \mu\text{m}$  assuming a London penetration depth of  $90\ \text{nm}$ . The current distribution in the  $20\ \mu\text{m} \times 20\ \mu\text{m}$  JJs was considered to be nearly uniform based on the Josephson penetration depth value [27]. Variation of the  $J_c$  values within the  $5\ \text{mm}$  square chip remained within 1%. The maximum variation throughout the 3-inch wafer was 5%, although the deviation in the  $J_c$  values between the central three chips was less than 1% [17].

The  $I_c$  uniformity in a chip is predominantly dependent on the variation of  $A$ , because  $J_c$  remains almost constant throughout a chip as shown in Fig. 6. Figure 8 presents the best results obtained at CRAVITY. This plot shows  $1\sigma$  of  $I_c$  variation for smaller JJs that have areas of less than  $1.5\ \mu\text{m}^2$ .




Fig. 7 Microscopic photographs of size evaluation patterns at positions 64 and 22 in Fig. 6. No significant difference was observed in these figures.




Fig. 8 Dependence of  $I_c$  variation on JJ area  $A$ . Reprinted with permission from Ref. [17]. © 2017 CSSJ.

The  $I_c$  uniformity deteriorated further for smaller  $A$  values. This uniformity was measured from the  $I_c$  slopes of the  $I$ - $V$  curves of 1,000 series-connected JJs fabricated in several runs. The  $I_c$  variation for the JJs with areas exceeding  $1.0\ \mu\text{m}^2$  remained less than 2%. If we apply the criterion that  $1\sigma$  must be less than 2% for large-scale digital circuits,  $A = 0.5\ \mu\text{m}^2$  is the lowest limit for obtaining such circuits [28], [29].

The uniformities of  $R$  and  $L$  were hardly affected by the patterning and etching processes, because  $R$  and  $L$  are sufficiently wide compared with their shrinkage values. As the Mo thickness is almost uniform throughout the 3-inch wafer used in our process,  $R_{\square}$  remains constant within  $1\sigma = 1\%$ . This is confirmed by room-temperature measurements of nine process evaluation chips in each wafer. The  $L$  values depend on the  $\text{SiO}_2$  thickness, which is controlled to less than  $1\sigma = 2\%$  in a wafer. Thus, the  $L$  uniformity is also excellent.

## 6. Process Reliability

We estimate the process reliability using the process evaluation chips. The defects are intra- and interlayer short and open circuits. When certain specific defects are detected during this evaluation, we take measures to repair them. The number of defects detected using the nine process evaluation chips in a wafer is less than 10 in the better cases and approximately 20 in the worst cases. These values demonstrate the high reliability of the processes used at CRAVITY; as the total number of detection points is 2,110, the process evaluation chips can include multiple patterns that are more difficult to fabricate than those used in real circuits, and the defects are typically detected in the peripheral area of wafers [22].

Shift register chips for process evaluation are also mounted in every fabrication wafer. In ADP2, the shift register chips contain 16 shift register circuits consisting of six types of shift registers with different bit numbers from 16 to 2,560 bits, and the total number of JJs in the chip is 68,990 [22]. We observed a dramatic improvement in the process reliability upon changing the  $\text{SiO}_2$  deposition method from bias sputtering to PECVD. Figure 9 presents the yields of the shift register circuits in six chips in each of two wafers prepared using the two deposition methods. The yields were superior for the wafer in which  $\text{SiO}_2$  was deposited by PECVD. We have demonstrated that this yield improvement mainly originates from reduction of the num-





Fig. 9 Shift register yields of six chips in each of two wafers, in which the  $\text{SiO}_2$  was deposited by (a) bias sputtering and (b) PECVD.





**Fig. 10** SFQ gate-level-pipelined processor consisting of 25,477 JJs fabricated using ADP2. This circuit can be operated at up to 32 GHz.

ber of small particles beneath the JJs [30]. The small particles cause an increase in  $I_c$  to beyond the operating margin and cause malfunctions in the shift resistor circuits. The  $I_c$  increase due to small particles is also regarded as a process defect. We have also determined that the defect rate in CRAVITY digital circuits is approximately one defect in every 100,000 JJs on the basis of the detection of four defects across six chips containing 413,940 JJs in total [22].

We have fabricated numerous superconducting digital circuits, such as the SFQ gate-level-pipelined 4-bit processor designed by researchers at Kyushu University and Nagoya University (Fig. 10), which was prepared using ADP2 and was confirmed to operate correctly at 32 GHz [31]. This processor consists of 25,477 JJs and multiple circuit elements. This result demonstrates that all of the parameters of the superconducting digital circuit, such as  $I_c$ ,  $R$ , and  $L$ , fall within the designed operating margin and that no defects such as open circuits or short circuits are present in the chip.

## 7. Conclusion

CRAVITY at AIST is used to fabricate superconducting integrated circuits with improved parameter controllability, uniformity, and process reliability. These aspects are routinely monitored throughout every fabrication step using the process evaluation chips and measurements conducted at 4 K with liquid He. At present, the process parameters can generally be controlled to within  $\pm 10\%$  of the target values, the parameter uniformities are sufficient for digital circuit operation, the number of defects is on the order of one defect in every 100,000 JJs, and SFQ circuits containing tens of thousands of JJs operate correctly at clock frequencies up to several tens of gigahertz. To further improve the CRAVITY process and realize more advanced superconducting digital circuits, upgrading the process environment and fabrication machines will be necessary.

## Acknowledgments

A part of this presentation is based on results obtained from JSPS-KAKENHI 18H05211, 18H05245, and 19H05614.

## References

- [1] <https://unit.aist.go.jp/neri/cravity/en/index.html>
- [2] G. Fujii, M. Ukibe, S. Shiki, and M. Ohkubo, "Improvement of soft x-ray detection performance in superconducting-tunnel-junction array detectors with close-packed arrangement by three-dimensional structure," *Supercond. Sci. and Technol.*, vol.28, 104005, 2015.
- [3] Y. Iizawa, H. Shishido, K. Nishimura, T.D. Vu, K.M. Kojima, T. Koyama, K. Oikawa, M. Harada, S. Miyajima, M. Hidaka, T. Oku, K. Soyama, K. Aizawa, S. Suzuki, and T. Ishida, "Energy-resolved neutron imaging with high spatial resolution using a superconducting delay-line kinetic inductance detector," *Supercond. Sci. and Technol.*, vol.32, no.12, 125009, 2019.
- [4] K. Sakai, Y. Takei, R. Yamamoto, N.Y. Yamasaki, K. Mitsuda, M. Hidaka, S. Nagasawa, S. Kohjiro, and T. Miyazaki, "Base-band Feedback Frequency-Division Multiplexing with Low-Power dc-SQUIDs and Digital Electronics for TES X-Ray Microcalorimeters," *Journal of Low Temperature Physics*, vol.176, pp.400–407, 2014.
- [5] S. Kohjiro and F. Hirayama, "Frequency-domain cascading microwave superconducting quantum interference device multiplexers; beyond limitations originating from room-temperature electronics," *Supercond. Sci. Technol.*, vol.31, no.3, 035005, 2018.
- [6] T.D. Vu, T.H. Ho, S. Miyajima, M. Toji, Y. Ninomiya, H. Shishido, M. Maezawa, M. Hidaka, M. Hayashi, S. Kawamata, and T. Ishida, "SQUID microscopy for mapping vector magnetic fields," *Supercond. Sci. Technol.*, vol.32, no.11, 115006, 2019.
- [7] M. Maezawa, G. Fujii, M. Hidaka, K. Imafuku, K. Kikuchi, H. Koike, K. Makise, S. Nagasawa, H. Nakagawa, M. Ukibe, and S. Kawabata, "Toward Practical-Scale Quantum Annealing Machines for Prime Factoring," *JPSJ*, vol.88, 82009, 2019.
- [8] Y. Hashimoto, S. Yorozu, Y. Kameda, and V.K. Semenov, "A design approach to passive interconnects for single flux quantum logic circuits," *IEEE Trans. Appl. Supercond.*, vol.13, no.2, pp.535–538, 2003.
- [9] A. Fujimaki, M. Tanaka, T. Yamada, Y. Yamanashi, H. Park, and N. Yoshikawa, "Bit-serial single flux quantum microprocessor CORE," *IEICE Trans. Electron.*, vol.E91-C, no.3, pp.342–349, 2008.
- [10] X. Peng, Q. Xu, T. Kato, Y. Yamanashi, N. Yoshikawa, A. Fujimaki, N. Takagi, K. Takagi, and M. Hidaka, "High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits," *IEEE Trans. Appl. Supercond.*, vol.25, no.2, 1301106, 2015.
- [11] Y. Ando, R. Sato, M. Tanaka, K. Takagi, N. Takagi, and A. Fujimaki, "Design and Demonstration 8-bit Bit Serial SFQ Microprocessor: Core e4," *IEEE Trans. Appl. Supercond.*, vol.26, 1301205, 2016.
- [12] M. Tanaka, M. Kozaka, Y. Kita, A. Fujimaki, S. Nagasawa, and M. Hidaka, "Rapid single-flux-quantum circuits fabricated using 20-kA/cm<sup>2</sup> Nb/AIOxNb process," *IEEE Trans. Appl. Supercond.*, vol.25, no.3, pp.1–4, 2015.
- [13] T. Ando, S. Nagasawa, N. Takeuchi, N. Tsuji, F. China, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, "Three-dimensional adiabatic quantum-flux-parametron fabricated using a double-active-layered niobium process," *Supercond. Sci. Technol.*, vol.30, no.7, 075003, 2017.
- [14] S. Miyajima, M. Yabuno, S. Miki, T. Yamashita, and H. Terai, "High-time-resolved 64-channel single-flux quantum-based address encoder integrated with a multi-pixel superconducting nanowire single-photon detector," *Optics Express*, vol.26, no.22, pp.29045–29054, 2018.

- [15] H. Myoren, S. Denda, K. Ota, M. Naruse, T. Taino, L. Kang, J. Chen, and P. Wu, "Readout Circuit Based on Single-Flux-Quantum Logic Circuit for Photon-Number-Resolving SNSPD Array," *IEEE Trans. Appl. Supercond.*, vol.26, 8302924, 2018.
- [16] Y. Mizugaki, Y. Arai, T. Watanabe, and H. Shimada, "1000-fold double-flux-quantum voltage multiplier employing directional propagation of flux quanta through asymmetrically-damped junction branches," *IEEE Trans. Appl. Supercond.*, vol.29, no.5, 1400105, 2019.
- [17] M. Hidaka and S. Nagasawa, "Fabrication process for low- $T_c$  superconductor electronics devices and its futur prospects," *Journal of cryogenics and superconductivity society of Japan*, vol.52, pp.315–322, 2017.
- [18] S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380ps, 9.5mW Josephson 4-Kbit RAM operated at a high bit yield," *IEEE Trans. Appl. Supercond.*, vol.5, no.2, pp.2447–2452, 1995.
- [19] M. Gurvitch, W.A. Washington, and H.A. Huggins, "High quality refractory Josephson junctions using thin aluminum layers," *Appl. Phys. Lett.*, vol.42, no.5, pp.472–474, 1983.
- [20] N. Takeuchi, S. Nagasawa, F. China, T. Ando, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, "Adiabatic quantum-flux-parametron cell library designed using a 10 kA/cm<sup>2</sup> niobium fabrication process," *Supercond. Sci. Technol.*, vol.30, no.3, 2017.
- [21] S. Nagasawa, K. Hinode, T. Satoh, H. Akaike, Y. Kitagawa, and M. Hidaka, "Reliability evaluation ob Nb 10 kA/cm<sup>2</sup> fabrication process for large-scale SFQ circuits," *Pysica C*, vol.426-431, pp.1525–1532, 2005.
- [22] S. Nagasawa, K. Hinode, T. Satoh, M. Hidaka, H. Akaike, A. Fujimaki, N. Yoshikawa, K. Takagi, and N. Takagi, "Nb 9-layer fabrication process for superconducting large scale SFQ circuits and its process evaluation," *IEICE Trans. Electron.*, vol.E97-C, no.3, pp.132–140, 2014.
- [23] K. Hinode, S. Nagasawa, M. Sugita, T. Satoh, H. Akaike, Y. Kitagawa, and M. Hidaka, "Straightforward planarization method for multilayered SFQ device fabrication," *Physica C*, vol.C 412-414, pp.1437–1441, 2004.
- [24] K.K. Likharev and V.K. Semenov, "RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock frequency digital systems," *IEEE Trans. Appl. Supercond.*, vol.1, no.1, pp.3–28, 1991.
- [25] C. Hamilton and K. Gilbert, "Margins and yield in single flux quantum logics," *IEEE Trans. Appl. Supercond.*, vol.1, no.4, pp.157–163, 1991.
- [26] T. Satoh, K. Hinode, H. Akaike, S. Nagasawa, Y. Kitagawa, and M. Hidaka, "Fabrication process of planarized multi-layer Nb integrated circuits," *IEEE Trans. Appl. Supercond.*, vol.15, no.2, pp.78–81, 2005.
- [27] C.S. Owen and D.J. Scalapino, "Vortex structure and critical currents in Josephson junctions," *Phys. Rev.*, vol.164, pp.538–544, 1967.
- [28] S. Nagasawa, T. Satoh, and M. Hidaka, "Uniformity and reproducibility of submicron 20kA/cm<sup>2</sup> Nb/AlO<sub>x</sub>/Nb Josephson junction process," *IEEE Xplore*, 10.1109/ISEC, 7383488, 2015.
- [29] M. Tanaka, M. Kozaka, Y. Kita, A. Fujimaki, S. Nagasawa, and M. Hidaka, "Rapid single-flux-quantum circuits fabricated using 20-kA/cm<sup>2</sup> Nb/AlO<sub>x</sub>Nb process," *IEEE Trans. Appl. Supercond.*, vol.25, no.3, pp.1–4, 2015.
- [30] M. Hidaka, S. Nagasawa, T. Satoh, and K. Hinode, "Defects of Nb/AlO<sub>x</sub>/Nb Josephson junctions Caused by Underneath Fine Particles," *IEEE Xplore*, 10.1109/ISEC.2015.
- [31] K. Ishida, M. Tanaka, I. Nagaoka, T. Ono, S. Kawakami, T. Tanimoto, A. Fujimaki, and K. Inoue, "32 GHz 6.5 mW Gate-Level-Pipelined 4-bit Processor using Superconductor Single-Flux-Quantum Logic," *2020 Symposia on VLSI Technology and Circuit*, June 2020.



Japan Society of Applied Physics, the Cryogenics and Superconductivity Society of Japan, and the Institute of Electrical Engineers of Japan.

**Mutsuo Hidaka** received his M.S. in applied physics from Kyushu University in 1982 and his Ph.D. in electronic engineering from the University of Tokyo in 1998. He joined NEC Corporation in 1982 and served as a visiting scientist at Arizona State University from 1990 to 1991. In 2002, he temporarily transferred to ISTECS. Since 2013, he has been working at AIST, where he has been engaged in the development of fabrication processes for superconducting devices. He is a member of IEICE, the



AIST, where he has been engaged in development of a fabrication process for superconducting integrated circuits. Dr. Nagasawa is a member of the IEICE and the Japan Society of Applied Physics.

**Shuichi Nagasawa** received his M.S. and Dr. Eng. degrees from Nagoya University, Japan, in 1983 and 1998. He has been engaged in research on superconducting integrated circuits, especially on Josephson RAMs, since he joined NEC Corporation in 1983. From 1998 to 2013, he was seconded to Superconducting Research Laboratory, ISTECS, where he was engaged in research on single flux quantum (SFQ) circuits and the development of their fabrication process. Since 2013, he has been working at