Author Search Result

[Author] Osamu SHIMADA(2hit)

1-2hit
  • A Silicon-Based Multichip Module with Co-Fired Aluminum Nitride Package

    Toshio SUDO  Susumu KIMIJIMA  Osamu SHIMADA  Nobuo IWASE  

     
    PAPER-Multi Chip Module

      Vol:
    E74-C No:8
      Page(s):
    2323-2330

    Thin-film multichip modules fabricated by chip-on-wafer (COW) technology have been developed for high performance systems. Copper/polyimide thin-film wiring layers are fabricated on a silicon substrate. LSI chips with copper-cored solder bumps (CCSBs) are flip-chip bonded to the silicon substrate. The substrate is housed in a co-fired aluminum nitride (AlN) ceramic package to enhance thermal reliability. The electrical properties, such as the characteristic impedance and crosstalk noise, of the copper/polyimide wiring substrate were examined. Experimental results have shown that the substrate can propagate high-speed signals exceeding 100 MHz. Next, this combination of a large silicon substrate and an AlN package was investigated thermally and mechanically. The results of warping tests and thermal cycling tests show that AlN is an excellent packaging material for silicon-based multichip modules. A digital signal processing module has been developed as an example of a high-performance multichip module.

  • A Low Complexity Noise Suppressor with Hybrid Filterbanks and Adaptive Time-Frequency Tiling

    Osamu SHIMADA  Akihiko SUGIYAMA  Toshiyuki NOMURA  

     
    PAPER-Digital Signal Processing

      Vol:
    E93-A No:1
      Page(s):
    254-260

    This paper proposes a low complexity noise suppressor with hybrid filterbanks and adaptive time-frequency tiling. An analysis hybrid filterbank provides efficient transformation by further decomposing low-frequency bins after a coarse transformation with a short frame size. A synthesis hybrid filterbank also reduces computational complexity in a similar fashion to the analysis hybrid filterbank. Adaptive time-frequency tiling reduces the number of spectral gain calculations. It adaptively generates tiling information in the time-frequency plane based on the signal characteristics. The average number of instructions on a typical DSP chip has been reduced by 30% to 7.5 MIPS in case of mono signals sampled at 44.1 kHz. A Subjective test result shows that the sound quality of the proposed method is comparable to that of the conventional one.

FlyerIEICE has prepared a flyer regarding multilingual services. Please use the one in your native language.