Circuit Emulation Technique in ATM Networks

Changhwan OH; Masayuki MURATA; Hideo MIYAHARA

Circuit Emulation Technique in ATM Networks

Changhwan OH, Masayuki MURATA, Hideo MIYAHARA

Full Text Views

0

Share
Cite this

Summary :

A circuit emulation technique in the ATM network becomes necessary to guarantee user requirements similar to QOS grade offered by STM network where small bit error rates and constant delay times are offered. The Head-Of-Line method or other priority control schemes may be considered to provide such service in the ATM network, while it is known to give too inferior quality to non-circuit emulation service traffic. In this paper, we propose a new method called a periodical bandwidth allocation method for the circuit emulation technique. The cells of circuit emulation service traffic are transmitted periodically in our proposal. A periodical interval is determined from both the length of limit delay time of circuit emulation traffic in each switching node and the number of cell arrivals during the limit delay time. To evaluate our method, we consider three kinds of arrival patterns (the best case, the moderate case, and the worst case) for the circuit emulation traffic and a two-state MMPP for modeling the non-circuit emulation traffic. We show performance results in terms of the cell loss probability and the mean delay time in our proposal through analytic and simulation approaches.

Publication: IEICE TRANSACTIONS on Communications Vol.E76-B No.6 pp.646-657

Publication Date: 1993/06/25

Publicized

Online ISSN

DOI

Type of Manuscript: PAPER

Category: Communication Networks and Service

Cite this

Copy

Changhwan OH, Masayuki MURATA, Hideo MIYAHARA, "Circuit Emulation Technique in ATM Networks" in IEICE TRANSACTIONS on Communications, vol. E76-B, no. 6, pp. 646-657, June 1993, doi: .
Abstract: A circuit emulation technique in the ATM network becomes necessary to guarantee user requirements similar to QOS grade offered by STM network where small bit error rates and constant delay times are offered. The Head-Of-Line method or other priority control schemes may be considered to provide such service in the ATM network, while it is known to give too inferior quality to non-circuit emulation service traffic. In this paper, we propose a new method called a periodical bandwidth allocation method for the circuit emulation technique. The cells of circuit emulation service traffic are transmitted periodically in our proposal. A periodical interval is determined from both the length of limit delay time of circuit emulation traffic in each switching node and the number of cell arrivals during the limit delay time. To evaluate our method, we consider three kinds of arrival patterns (the best case, the moderate case, and the worst case) for the circuit emulation traffic and a two-state MMPP for modeling the non-circuit emulation traffic. We show performance results in terms of the cell loss probability and the mean delay time in our proposal through analytic and simulation approaches.
URL: https://globals.ieice.org/en_transactions/communications/10.1587/e76-b_6_646/_p

Copy

@ARTICLE{e76-b_6_646,
author={Changhwan OH, Masayuki MURATA, Hideo MIYAHARA, },
journal={IEICE TRANSACTIONS on Communications},
title={Circuit Emulation Technique in ATM Networks},
year={1993},
volume={E76-B},
number={6},
pages={646-657},
abstract={A circuit emulation technique in the ATM network becomes necessary to guarantee user requirements similar to QOS grade offered by STM network where small bit error rates and constant delay times are offered. The Head-Of-Line method or other priority control schemes may be considered to provide such service in the ATM network, while it is known to give too inferior quality to non-circuit emulation service traffic. In this paper, we propose a new method called a periodical bandwidth allocation method for the circuit emulation technique. The cells of circuit emulation service traffic are transmitted periodically in our proposal. A periodical interval is determined from both the length of limit delay time of circuit emulation traffic in each switching node and the number of cell arrivals during the limit delay time. To evaluate our method, we consider three kinds of arrival patterns (the best case, the moderate case, and the worst case) for the circuit emulation traffic and a two-state MMPP for modeling the non-circuit emulation traffic. We show performance results in terms of the cell loss probability and the mean delay time in our proposal through analytic and simulation approaches.},
keywords={},
doi={},
ISSN={},
month={June},}

Copy

TY - JOUR
TI - Circuit Emulation Technique in ATM Networks
T2 - IEICE TRANSACTIONS on Communications
SP - 646
EP - 657
AU - Changhwan OH
AU - Masayuki MURATA
AU - Hideo MIYAHARA
PY - 1993
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E76-B
IS - 6
JA - IEICE TRANSACTIONS on Communications
Y1 - June 1993
AB - A circuit emulation technique in the ATM network becomes necessary to guarantee user requirements similar to QOS grade offered by STM network where small bit error rates and constant delay times are offered. The Head-Of-Line method or other priority control schemes may be considered to provide such service in the ATM network, while it is known to give too inferior quality to non-circuit emulation service traffic. In this paper, we propose a new method called a periodical bandwidth allocation method for the circuit emulation technique. The cells of circuit emulation service traffic are transmitted periodically in our proposal. A periodical interval is determined from both the length of limit delay time of circuit emulation traffic in each switching node and the number of cell arrivals during the limit delay time. To evaluate our method, we consider three kinds of arrival patterns (the best case, the moderate case, and the worst case) for the circuit emulation traffic and a two-state MMPP for modeling the non-circuit emulation traffic. We show performance results in terms of the cell loss probability and the mean delay time in our proposal through analytic and simulation approaches.
ER -