A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture

Takashi OKUDA; Osamu MATSUMOTO; Toshio KUMAMOTO; Masao ITO; Hiroyuki MOMONO; Takahiro MIKI; Takeshi TOKUDA

A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture

Takashi OKUDA, Osamu MATSUMOTO, Toshio KUMAMOTO, Masao ITO, Hiroyuki MOMONO, Takahiro MIKI, Takeshi TOKUDA

Full Text Views

0

Share
Cite this

Summary :

This paper describes the 10-bit 50 MS/s pipelined CMOS A/D Converter using a "reference feed-forward architecture." In this architecture, reference voltage generated in a reference generator block and residual voltage from a DA/subtractor block are fed to the next stage. The reference generator block and DA/subtractor block are constructed using resistive-load, low-gain differential amplifiers. The high-gain, high-speed amplifiers consuming much power are not used. Therefore, the power consumption of this ADC is reduced. The gain matching of the reference voltage with the internal signal range is achieved through the introduction of the reference generator block having the same characteristics as a DA/subtractor block. Each offset voltage of the differential amplifier in the reference generator block and the DA/subtractor block is canceled by the offset cancellation technique, individually. In addition, the front-end sample/hold circuit is eliminated to reduce power consumption. Because of the introduction of high-speed comparators based on the source follower and latch circuit into the first stage A/D subconverter, analog bandwidth is not degraded. This ADC has been fabricated in double-polysilicon, double-metal, 0.5µm CMOS technology, and it operates at 50 MS/s with a 300-mW (V_dd=3.0 V) power consumption. The differential linearity error of less than +/-1 LSB is obtained.

Publication: IEICE TRANSACTIONS on Electronics Vol.E80-C No.12 pp.1553-1559

Publication Date: 1997/12/25

Publicized

Online ISSN

DOI

Type of Manuscript: Special Section PAPER (Special Issue on Low-Power and High-Speed LSI Technologies)

Category

Cite this

Copy

Takashi OKUDA, Osamu MATSUMOTO, Toshio KUMAMOTO, Masao ITO, Hiroyuki MOMONO, Takahiro MIKI, Takeshi TOKUDA, "A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture" in IEICE TRANSACTIONS on Electronics, vol. E80-C, no. 12, pp. 1553-1559, December 1997, doi: .
Abstract: This paper describes the 10-bit 50 MS/s pipelined CMOS A/D Converter using a "reference feed-forward architecture." In this architecture, reference voltage generated in a reference generator block and residual voltage from a DA/subtractor block are fed to the next stage. The reference generator block and DA/subtractor block are constructed using resistive-load, low-gain differential amplifiers. The high-gain, high-speed amplifiers consuming much power are not used. Therefore, the power consumption of this ADC is reduced. The gain matching of the reference voltage with the internal signal range is achieved through the introduction of the reference generator block having the same characteristics as a DA/subtractor block. Each offset voltage of the differential amplifier in the reference generator block and the DA/subtractor block is canceled by the offset cancellation technique, individually. In addition, the front-end sample/hold circuit is eliminated to reduce power consumption. Because of the introduction of high-speed comparators based on the source follower and latch circuit into the first stage A/D subconverter, analog bandwidth is not degraded. This ADC has been fabricated in double-polysilicon, double-metal, 0.5µm CMOS technology, and it operates at 50 MS/s with a 300-mW (V_dd=3.0 V) power consumption. The differential linearity error of less than +/-1 LSB is obtained.
URL: https://globals.ieice.org/en_transactions/electronics/10.1587/e80-c_12_1553/_p

Copy

@ARTICLE{e80-c_12_1553,
author={Takashi OKUDA, Osamu MATSUMOTO, Toshio KUMAMOTO, Masao ITO, Hiroyuki MOMONO, Takahiro MIKI, Takeshi TOKUDA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture},
year={1997},
volume={E80-C},
number={12},
pages={1553-1559},
abstract={This paper describes the 10-bit 50 MS/s pipelined CMOS A/D Converter using a "reference feed-forward architecture." In this architecture, reference voltage generated in a reference generator block and residual voltage from a DA/subtractor block are fed to the next stage. The reference generator block and DA/subtractor block are constructed using resistive-load, low-gain differential amplifiers. The high-gain, high-speed amplifiers consuming much power are not used. Therefore, the power consumption of this ADC is reduced. The gain matching of the reference voltage with the internal signal range is achieved through the introduction of the reference generator block having the same characteristics as a DA/subtractor block. Each offset voltage of the differential amplifier in the reference generator block and the DA/subtractor block is canceled by the offset cancellation technique, individually. In addition, the front-end sample/hold circuit is eliminated to reduce power consumption. Because of the introduction of high-speed comparators based on the source follower and latch circuit into the first stage A/D subconverter, analog bandwidth is not degraded. This ADC has been fabricated in double-polysilicon, double-metal, 0.5µm CMOS technology, and it operates at 50 MS/s with a 300-mW (V_dd=3.0 V) power consumption. The differential linearity error of less than +/-1 LSB is obtained.},
keywords={},
doi={},
ISSN={},
month={December},}

Copy

TY - JOUR
TI - A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture
T2 - IEICE TRANSACTIONS on Electronics
SP - 1553
EP - 1559
AU - Takashi OKUDA
AU - Osamu MATSUMOTO
AU - Toshio KUMAMOTO
AU - Masao ITO
AU - Hiroyuki MOMONO
AU - Takahiro MIKI
AU - Takeshi TOKUDA
PY - 1997
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E80-C
IS - 12
JA - IEICE TRANSACTIONS on Electronics
Y1 - December 1997
AB - This paper describes the 10-bit 50 MS/s pipelined CMOS A/D Converter using a "reference feed-forward architecture." In this architecture, reference voltage generated in a reference generator block and residual voltage from a DA/subtractor block are fed to the next stage. The reference generator block and DA/subtractor block are constructed using resistive-load, low-gain differential amplifiers. The high-gain, high-speed amplifiers consuming much power are not used. Therefore, the power consumption of this ADC is reduced. The gain matching of the reference voltage with the internal signal range is achieved through the introduction of the reference generator block having the same characteristics as a DA/subtractor block. Each offset voltage of the differential amplifier in the reference generator block and the DA/subtractor block is canceled by the offset cancellation technique, individually. In addition, the front-end sample/hold circuit is eliminated to reduce power consumption. Because of the introduction of high-speed comparators based on the source follower and latch circuit into the first stage A/D subconverter, analog bandwidth is not degraded. This ADC has been fabricated in double-polysilicon, double-metal, 0.5µm CMOS technology, and it operates at 50 MS/s with a 300-mW (V_dd=3.0 V) power consumption. The differential linearity error of less than +/-1 LSB is obtained.
ER -