This paper presents a new asynchronous FIFO design to reduce forward latency in a linear structure. The operation mode for each cell can be reconfigured dynamically as either of the two schemes, wave pipelining or handshaking, according to the data flow in the FIFO. The adoption of wave pipelining to the conventional self-timed FIFO can reduce the overhead of the handshaking as well as latching control in each stage. Initial pre-layout simulations indicate about two times of improvement on latency performance over a state-of-art asynchronous FIFO, while retaining its throughput.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Jeong-Gun LEE, Suk-Jin KIM, Jeong-A LEE, Kiseon KIM, "A Low Latency Asynchronous FIFO Combining a Wave Pipeline with a Handshake Scheme" in IEICE TRANSACTIONS on Fundamentals,
vol. E88-A, no. 4, pp. 1031-1037, April 2005, doi: 10.1093/ietfec/e88-a.4.1031.
Abstract: This paper presents a new asynchronous FIFO design to reduce forward latency in a linear structure. The operation mode for each cell can be reconfigured dynamically as either of the two schemes, wave pipelining or handshaking, according to the data flow in the FIFO. The adoption of wave pipelining to the conventional self-timed FIFO can reduce the overhead of the handshaking as well as latching control in each stage. Initial pre-layout simulations indicate about two times of improvement on latency performance over a state-of-art asynchronous FIFO, while retaining its throughput.
URL: https://globals.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e88-a.4.1031/_p
Copy
@ARTICLE{e88-a_4_1031,
author={Jeong-Gun LEE, Suk-Jin KIM, Jeong-A LEE, Kiseon KIM, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Low Latency Asynchronous FIFO Combining a Wave Pipeline with a Handshake Scheme},
year={2005},
volume={E88-A},
number={4},
pages={1031-1037},
abstract={This paper presents a new asynchronous FIFO design to reduce forward latency in a linear structure. The operation mode for each cell can be reconfigured dynamically as either of the two schemes, wave pipelining or handshaking, according to the data flow in the FIFO. The adoption of wave pipelining to the conventional self-timed FIFO can reduce the overhead of the handshaking as well as latching control in each stage. Initial pre-layout simulations indicate about two times of improvement on latency performance over a state-of-art asynchronous FIFO, while retaining its throughput.},
keywords={},
doi={10.1093/ietfec/e88-a.4.1031},
ISSN={},
month={April},}
Copy
TY - JOUR
TI - A Low Latency Asynchronous FIFO Combining a Wave Pipeline with a Handshake Scheme
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1031
EP - 1037
AU - Jeong-Gun LEE
AU - Suk-Jin KIM
AU - Jeong-A LEE
AU - Kiseon KIM
PY - 2005
DO - 10.1093/ietfec/e88-a.4.1031
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E88-A
IS - 4
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - April 2005
AB - This paper presents a new asynchronous FIFO design to reduce forward latency in a linear structure. The operation mode for each cell can be reconfigured dynamically as either of the two schemes, wave pipelining or handshaking, according to the data flow in the FIFO. The adoption of wave pipelining to the conventional self-timed FIFO can reduce the overhead of the handshaking as well as latching control in each stage. Initial pre-layout simulations indicate about two times of improvement on latency performance over a state-of-art asynchronous FIFO, while retaining its throughput.
ER -