Energy consumption is one of the most critical constraints in the design of portable embedded systems. This paper describes an empirical study about the impacts of compiler optimizations on the energy consumption of the address bus between processor and instruction memory. Experiments using a number of real-world applications are presented, and the results show that transitions on the instruction address bus can be significantly reduced (by 85% on the average) by the compiler optimizations together with bus encoding.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Hiroyuki TOMIYAMA, "Impacts of Compiler Optimizations on Address Bus Energy: An Empirical Study" in IEICE TRANSACTIONS on Fundamentals,
vol. E87-A, no. 10, pp. 2815-2820, October 2004, doi: .
Abstract: Energy consumption is one of the most critical constraints in the design of portable embedded systems. This paper describes an empirical study about the impacts of compiler optimizations on the energy consumption of the address bus between processor and instruction memory. Experiments using a number of real-world applications are presented, and the results show that transitions on the instruction address bus can be significantly reduced (by 85% on the average) by the compiler optimizations together with bus encoding.
URL: https://globals.ieice.org/en_transactions/fundamentals/10.1587/e87-a_10_2815/_p
Copy
@ARTICLE{e87-a_10_2815,
author={Hiroyuki TOMIYAMA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Impacts of Compiler Optimizations on Address Bus Energy: An Empirical Study},
year={2004},
volume={E87-A},
number={10},
pages={2815-2820},
abstract={Energy consumption is one of the most critical constraints in the design of portable embedded systems. This paper describes an empirical study about the impacts of compiler optimizations on the energy consumption of the address bus between processor and instruction memory. Experiments using a number of real-world applications are presented, and the results show that transitions on the instruction address bus can be significantly reduced (by 85% on the average) by the compiler optimizations together with bus encoding.},
keywords={},
doi={},
ISSN={},
month={October},}
Copy
TY - JOUR
TI - Impacts of Compiler Optimizations on Address Bus Energy: An Empirical Study
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2815
EP - 2820
AU - Hiroyuki TOMIYAMA
PY - 2004
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E87-A
IS - 10
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - October 2004
AB - Energy consumption is one of the most critical constraints in the design of portable embedded systems. This paper describes an empirical study about the impacts of compiler optimizations on the energy consumption of the address bus between processor and instruction memory. Experiments using a number of real-world applications are presented, and the results show that transitions on the instruction address bus can be significantly reduced (by 85% on the average) by the compiler optimizations together with bus encoding.
ER -