This paper describes a 51.2 GOPS video recognition processor that provides a cost effective device solution for vision-based intelligent cruise control (ICC) applications. By integrating 128 4-way VLIW (Very Low Instruction Word) processing elements and operating at 100 MHz, the processor achieves to provide a computation power enough for a weather robust lane mark and vehicle detection function written in a high level programming language, to run in video rate, while at the same time it satisfies power efficiency requirements of an in-vehicle LSI. Basing on four basic parallel methods and a software environment including an optimizing compiler of an extended C language and video-based GUI tools, efficient development of real-time video recognition applications that effectively utilize the 128 processing elements are facilitated. Benchmark results show that, this processor can provide a four times better performance compared with a 2.4 GHz general purpose micro-processor.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Shorin KYO, Takuya KOGA, Shin'ichiro OKAZAKI, Ichiro KURODA, "A 51.2 GOPS Programmable Video Recognition Processor for Vision-Based Intelligent Cruise Control Applications" in IEICE TRANSACTIONS on Information,
vol. E87-D, no. 1, pp. 136-145, January 2004, doi: .
Abstract: This paper describes a 51.2 GOPS video recognition processor that provides a cost effective device solution for vision-based intelligent cruise control (ICC) applications. By integrating 128 4-way VLIW (Very Low Instruction Word) processing elements and operating at 100 MHz, the processor achieves to provide a computation power enough for a weather robust lane mark and vehicle detection function written in a high level programming language, to run in video rate, while at the same time it satisfies power efficiency requirements of an in-vehicle LSI. Basing on four basic parallel methods and a software environment including an optimizing compiler of an extended C language and video-based GUI tools, efficient development of real-time video recognition applications that effectively utilize the 128 processing elements are facilitated. Benchmark results show that, this processor can provide a four times better performance compared with a 2.4 GHz general purpose micro-processor.
URL: https://globals.ieice.org/en_transactions/information/10.1587/e87-d_1_136/_p
Copy
@ARTICLE{e87-d_1_136,
author={Shorin KYO, Takuya KOGA, Shin'ichiro OKAZAKI, Ichiro KURODA, },
journal={IEICE TRANSACTIONS on Information},
title={A 51.2 GOPS Programmable Video Recognition Processor for Vision-Based Intelligent Cruise Control Applications},
year={2004},
volume={E87-D},
number={1},
pages={136-145},
abstract={This paper describes a 51.2 GOPS video recognition processor that provides a cost effective device solution for vision-based intelligent cruise control (ICC) applications. By integrating 128 4-way VLIW (Very Low Instruction Word) processing elements and operating at 100 MHz, the processor achieves to provide a computation power enough for a weather robust lane mark and vehicle detection function written in a high level programming language, to run in video rate, while at the same time it satisfies power efficiency requirements of an in-vehicle LSI. Basing on four basic parallel methods and a software environment including an optimizing compiler of an extended C language and video-based GUI tools, efficient development of real-time video recognition applications that effectively utilize the 128 processing elements are facilitated. Benchmark results show that, this processor can provide a four times better performance compared with a 2.4 GHz general purpose micro-processor.},
keywords={},
doi={},
ISSN={},
month={January},}
Copy
TY - JOUR
TI - A 51.2 GOPS Programmable Video Recognition Processor for Vision-Based Intelligent Cruise Control Applications
T2 - IEICE TRANSACTIONS on Information
SP - 136
EP - 145
AU - Shorin KYO
AU - Takuya KOGA
AU - Shin'ichiro OKAZAKI
AU - Ichiro KURODA
PY - 2004
DO -
JO - IEICE TRANSACTIONS on Information
SN -
VL - E87-D
IS - 1
JA - IEICE TRANSACTIONS on Information
Y1 - January 2004
AB - This paper describes a 51.2 GOPS video recognition processor that provides a cost effective device solution for vision-based intelligent cruise control (ICC) applications. By integrating 128 4-way VLIW (Very Low Instruction Word) processing elements and operating at 100 MHz, the processor achieves to provide a computation power enough for a weather robust lane mark and vehicle detection function written in a high level programming language, to run in video rate, while at the same time it satisfies power efficiency requirements of an in-vehicle LSI. Basing on four basic parallel methods and a software environment including an optimizing compiler of an extended C language and video-based GUI tools, efficient development of real-time video recognition applications that effectively utilize the 128 processing elements are facilitated. Benchmark results show that, this processor can provide a four times better performance compared with a 2.4 GHz general purpose micro-processor.
ER -