This paper presents a fully integrated 32-MHz relaxation oscillator (ROSC) capable of sub-1-µs start-up time operation for low-power intermittent VLSI systems. The proposed ROSC employs current mode architecture that is different from conventional voltage mode architecture. This enables compact and fast switching speed to be achieved. By designing transistor sizes equally between one in a bias circuit and another in a voltage to current converter, the effect of process variation can be minimized. A prototype chip in a 0.18-µm CMOS demonstrated that the ROSC generates a stable clock frequency of 32.6 MHz within 1-µs start-up time. Measured line regulation and temperature coefficient were ±0.69% and ±0.38%, respectively.
Hiroki ASANO
Kobe University
Tetsuya HIROSE
Kobe University
Taro MIYOSHI
Kobe University
Keishi TSUBAKI
Kobe University
Toshihiro OZAKI
Kobe University
Nobutaka KUROKI
Kobe University
Masahiro NUMA
Kobe University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Hiroki ASANO, Tetsuya HIROSE, Taro MIYOSHI, Keishi TSUBAKI, Toshihiro OZAKI, Nobutaka KUROKI, Masahiro NUMA, "A Sub-1-µs Start-Up Time, Fully-Integrated 32-MHz Relaxation Oscillator for Low-Power Intermittent Systems" in IEICE TRANSACTIONS on Electronics,
vol. E101-C, no. 3, pp. 161-169, March 2018, doi: 10.1587/transele.E101.C.161.
Abstract: This paper presents a fully integrated 32-MHz relaxation oscillator (ROSC) capable of sub-1-µs start-up time operation for low-power intermittent VLSI systems. The proposed ROSC employs current mode architecture that is different from conventional voltage mode architecture. This enables compact and fast switching speed to be achieved. By designing transistor sizes equally between one in a bias circuit and another in a voltage to current converter, the effect of process variation can be minimized. A prototype chip in a 0.18-µm CMOS demonstrated that the ROSC generates a stable clock frequency of 32.6 MHz within 1-µs start-up time. Measured line regulation and temperature coefficient were ±0.69% and ±0.38%, respectively.
URL: https://globals.ieice.org/en_transactions/electronics/10.1587/transele.E101.C.161/_p
Copy
@ARTICLE{e101-c_3_161,
author={Hiroki ASANO, Tetsuya HIROSE, Taro MIYOSHI, Keishi TSUBAKI, Toshihiro OZAKI, Nobutaka KUROKI, Masahiro NUMA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Sub-1-µs Start-Up Time, Fully-Integrated 32-MHz Relaxation Oscillator for Low-Power Intermittent Systems},
year={2018},
volume={E101-C},
number={3},
pages={161-169},
abstract={This paper presents a fully integrated 32-MHz relaxation oscillator (ROSC) capable of sub-1-µs start-up time operation for low-power intermittent VLSI systems. The proposed ROSC employs current mode architecture that is different from conventional voltage mode architecture. This enables compact and fast switching speed to be achieved. By designing transistor sizes equally between one in a bias circuit and another in a voltage to current converter, the effect of process variation can be minimized. A prototype chip in a 0.18-µm CMOS demonstrated that the ROSC generates a stable clock frequency of 32.6 MHz within 1-µs start-up time. Measured line regulation and temperature coefficient were ±0.69% and ±0.38%, respectively.},
keywords={},
doi={10.1587/transele.E101.C.161},
ISSN={1745-1353},
month={March},}
Copy
TY - JOUR
TI - A Sub-1-µs Start-Up Time, Fully-Integrated 32-MHz Relaxation Oscillator for Low-Power Intermittent Systems
T2 - IEICE TRANSACTIONS on Electronics
SP - 161
EP - 169
AU - Hiroki ASANO
AU - Tetsuya HIROSE
AU - Taro MIYOSHI
AU - Keishi TSUBAKI
AU - Toshihiro OZAKI
AU - Nobutaka KUROKI
AU - Masahiro NUMA
PY - 2018
DO - 10.1587/transele.E101.C.161
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E101-C
IS - 3
JA - IEICE TRANSACTIONS on Electronics
Y1 - March 2018
AB - This paper presents a fully integrated 32-MHz relaxation oscillator (ROSC) capable of sub-1-µs start-up time operation for low-power intermittent VLSI systems. The proposed ROSC employs current mode architecture that is different from conventional voltage mode architecture. This enables compact and fast switching speed to be achieved. By designing transistor sizes equally between one in a bias circuit and another in a voltage to current converter, the effect of process variation can be minimized. A prototype chip in a 0.18-µm CMOS demonstrated that the ROSC generates a stable clock frequency of 32.6 MHz within 1-µs start-up time. Measured line regulation and temperature coefficient were ±0.69% and ±0.38%, respectively.
ER -