This paper presents the design consideration of a four-stage variable gain amplifier (VGA) with a wide dynamic range for receivers. The VGA uses parallel amplifiers for the first and second amplifiers in order to improve the input third-order intercept point (IIP3) in the low gain region. To investigate the behavior of the VGA, the gain and linearity analyses are newly derived for the parallel amplifiers, and are compared with the measured results. In addition, the principle of the temperature compensation is described. The gain control range of 110 dB, the IP1 dB of -11 dBm, and noise figure (NF) of 5.1 dB were measured using a 0.5 µm 26 GHz fT BiCMOS process.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Hisayasu SATO, Takaya MARUYAMA, Toshimasa MATSUOKA, Kenji TANIGUCHI, "A Wide Dynamic Range Variable Gain Amplifier with Enhanced IP1 dB and Temperature Compensation" in IEICE TRANSACTIONS on Electronics,
vol. E94-C, no. 8, pp. 1311-1319, August 2011, doi: 10.1587/transele.E94.C.1311.
Abstract: This paper presents the design consideration of a four-stage variable gain amplifier (VGA) with a wide dynamic range for receivers. The VGA uses parallel amplifiers for the first and second amplifiers in order to improve the input third-order intercept point (IIP3) in the low gain region. To investigate the behavior of the VGA, the gain and linearity analyses are newly derived for the parallel amplifiers, and are compared with the measured results. In addition, the principle of the temperature compensation is described. The gain control range of 110 dB, the IP1 dB of -11 dBm, and noise figure (NF) of 5.1 dB were measured using a 0.5 µm 26 GHz fT BiCMOS process.
URL: https://globals.ieice.org/en_transactions/electronics/10.1587/transele.E94.C.1311/_p
Copy
@ARTICLE{e94-c_8_1311,
author={Hisayasu SATO, Takaya MARUYAMA, Toshimasa MATSUOKA, Kenji TANIGUCHI, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Wide Dynamic Range Variable Gain Amplifier with Enhanced IP1 dB and Temperature Compensation},
year={2011},
volume={E94-C},
number={8},
pages={1311-1319},
abstract={This paper presents the design consideration of a four-stage variable gain amplifier (VGA) with a wide dynamic range for receivers. The VGA uses parallel amplifiers for the first and second amplifiers in order to improve the input third-order intercept point (IIP3) in the low gain region. To investigate the behavior of the VGA, the gain and linearity analyses are newly derived for the parallel amplifiers, and are compared with the measured results. In addition, the principle of the temperature compensation is described. The gain control range of 110 dB, the IP1 dB of -11 dBm, and noise figure (NF) of 5.1 dB were measured using a 0.5 µm 26 GHz fT BiCMOS process.},
keywords={},
doi={10.1587/transele.E94.C.1311},
ISSN={1745-1353},
month={August},}
Copy
TY - JOUR
TI - A Wide Dynamic Range Variable Gain Amplifier with Enhanced IP1 dB and Temperature Compensation
T2 - IEICE TRANSACTIONS on Electronics
SP - 1311
EP - 1319
AU - Hisayasu SATO
AU - Takaya MARUYAMA
AU - Toshimasa MATSUOKA
AU - Kenji TANIGUCHI
PY - 2011
DO - 10.1587/transele.E94.C.1311
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E94-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2011
AB - This paper presents the design consideration of a four-stage variable gain amplifier (VGA) with a wide dynamic range for receivers. The VGA uses parallel amplifiers for the first and second amplifiers in order to improve the input third-order intercept point (IIP3) in the low gain region. To investigate the behavior of the VGA, the gain and linearity analyses are newly derived for the parallel amplifiers, and are compared with the measured results. In addition, the principle of the temperature compensation is described. The gain control range of 110 dB, the IP1 dB of -11 dBm, and noise figure (NF) of 5.1 dB were measured using a 0.5 µm 26 GHz fT BiCMOS process.
ER -