This paper presents a 20GHz Class-C VCO using a noise sensitivity mitigation technique. A radio frequency Class-C VCO suffers from the AM-PM conversion, caused by the non-linear capacitance of cross coupled pair. In this paper, the phase noise degradation mechanism is discussed, and a desensitization technique of AM-PM noise is proposed. In the proposed technique, AM-PM sensitivity is canceled by tuning the tail impedance, which consists of 4-bit resistor switches. A 65-nm CMOS prototype of the proposed VCO demonstrates the oscillation frequency from 19.27 to 22.4GHz, and the phase noise of -105.7dBc/Hz at 1-MHz offset with the power dissipation of 6.84mW, which is equivalent to a Figure-of-Merit of -183.73dBc/Hz.
Kento KIMURA
Tokyo Institute of Technology
Aravind THARAYIL NARAYANAN
Tokyo Institute of Technology
Kenichi OKADA
Tokyo Institute of Technology
Akira MATSUZAWA
Tokyo Institute of Technology
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Kento KIMURA, Aravind THARAYIL NARAYANAN, Kenichi OKADA, Akira MATSUZAWA, "An AM-PM Noise Mitigation Technique in Class-C VCO" in IEICE TRANSACTIONS on Electronics,
vol. E98-C, no. 12, pp. 1161-1170, December 2015, doi: 10.1587/transele.E98.C.1161.
Abstract: This paper presents a 20GHz Class-C VCO using a noise sensitivity mitigation technique. A radio frequency Class-C VCO suffers from the AM-PM conversion, caused by the non-linear capacitance of cross coupled pair. In this paper, the phase noise degradation mechanism is discussed, and a desensitization technique of AM-PM noise is proposed. In the proposed technique, AM-PM sensitivity is canceled by tuning the tail impedance, which consists of 4-bit resistor switches. A 65-nm CMOS prototype of the proposed VCO demonstrates the oscillation frequency from 19.27 to 22.4GHz, and the phase noise of -105.7dBc/Hz at 1-MHz offset with the power dissipation of 6.84mW, which is equivalent to a Figure-of-Merit of -183.73dBc/Hz.
URL: https://globals.ieice.org/en_transactions/electronics/10.1587/transele.E98.C.1161/_p
Copy
@ARTICLE{e98-c_12_1161,
author={Kento KIMURA, Aravind THARAYIL NARAYANAN, Kenichi OKADA, Akira MATSUZAWA, },
journal={IEICE TRANSACTIONS on Electronics},
title={An AM-PM Noise Mitigation Technique in Class-C VCO},
year={2015},
volume={E98-C},
number={12},
pages={1161-1170},
abstract={This paper presents a 20GHz Class-C VCO using a noise sensitivity mitigation technique. A radio frequency Class-C VCO suffers from the AM-PM conversion, caused by the non-linear capacitance of cross coupled pair. In this paper, the phase noise degradation mechanism is discussed, and a desensitization technique of AM-PM noise is proposed. In the proposed technique, AM-PM sensitivity is canceled by tuning the tail impedance, which consists of 4-bit resistor switches. A 65-nm CMOS prototype of the proposed VCO demonstrates the oscillation frequency from 19.27 to 22.4GHz, and the phase noise of -105.7dBc/Hz at 1-MHz offset with the power dissipation of 6.84mW, which is equivalent to a Figure-of-Merit of -183.73dBc/Hz.},
keywords={},
doi={10.1587/transele.E98.C.1161},
ISSN={1745-1353},
month={December},}
Copy
TY - JOUR
TI - An AM-PM Noise Mitigation Technique in Class-C VCO
T2 - IEICE TRANSACTIONS on Electronics
SP - 1161
EP - 1170
AU - Kento KIMURA
AU - Aravind THARAYIL NARAYANAN
AU - Kenichi OKADA
AU - Akira MATSUZAWA
PY - 2015
DO - 10.1587/transele.E98.C.1161
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E98-C
IS - 12
JA - IEICE TRANSACTIONS on Electronics
Y1 - December 2015
AB - This paper presents a 20GHz Class-C VCO using a noise sensitivity mitigation technique. A radio frequency Class-C VCO suffers from the AM-PM conversion, caused by the non-linear capacitance of cross coupled pair. In this paper, the phase noise degradation mechanism is discussed, and a desensitization technique of AM-PM noise is proposed. In the proposed technique, AM-PM sensitivity is canceled by tuning the tail impedance, which consists of 4-bit resistor switches. A 65-nm CMOS prototype of the proposed VCO demonstrates the oscillation frequency from 19.27 to 22.4GHz, and the phase noise of -105.7dBc/Hz at 1-MHz offset with the power dissipation of 6.84mW, which is equivalent to a Figure-of-Merit of -183.73dBc/Hz.
ER -