In this paper we propose a new timing optimization technique for multi-level networks by restructuring multiple nodes simultaneously. Multi-output subcircuits on critical paths are extracted and resynthesized so that the delays of the paths are reduced. The complete design space of the subcircuits is captured by Boolean relations, which allow us to perform more powerful resynthesis than previous approaches using don't cares. Experimental results are reported to show the effectiveness of the proposed technique.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Yuji KUKIMOTO, Masahiro FUJITA, "Timing Optimization of Multi-Level Networks Using Boolean Relations" in IEICE TRANSACTIONS on Fundamentals,
vol. E76-A, no. 3, pp. 362-369, March 1993, doi: .
Abstract: In this paper we propose a new timing optimization technique for multi-level networks by restructuring multiple nodes simultaneously. Multi-output subcircuits on critical paths are extracted and resynthesized so that the delays of the paths are reduced. The complete design space of the subcircuits is captured by Boolean relations, which allow us to perform more powerful resynthesis than previous approaches using don't cares. Experimental results are reported to show the effectiveness of the proposed technique.
URL: https://globals.ieice.org/en_transactions/fundamentals/10.1587/e76-a_3_362/_p
Copy
@ARTICLE{e76-a_3_362,
author={Yuji KUKIMOTO, Masahiro FUJITA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Timing Optimization of Multi-Level Networks Using Boolean Relations},
year={1993},
volume={E76-A},
number={3},
pages={362-369},
abstract={In this paper we propose a new timing optimization technique for multi-level networks by restructuring multiple nodes simultaneously. Multi-output subcircuits on critical paths are extracted and resynthesized so that the delays of the paths are reduced. The complete design space of the subcircuits is captured by Boolean relations, which allow us to perform more powerful resynthesis than previous approaches using don't cares. Experimental results are reported to show the effectiveness of the proposed technique.},
keywords={},
doi={},
ISSN={},
month={March},}
Copy
TY - JOUR
TI - Timing Optimization of Multi-Level Networks Using Boolean Relations
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 362
EP - 369
AU - Yuji KUKIMOTO
AU - Masahiro FUJITA
PY - 1993
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E76-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 1993
AB - In this paper we propose a new timing optimization technique for multi-level networks by restructuring multiple nodes simultaneously. Multi-output subcircuits on critical paths are extracted and resynthesized so that the delays of the paths are reduced. The complete design space of the subcircuits is captured by Boolean relations, which allow us to perform more powerful resynthesis than previous approaches using don't cares. Experimental results are reported to show the effectiveness of the proposed technique.
ER -