1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells

Shingo MANDAI; Tetsuya IIZUKA; Toru NAKURA; Makoto IKEDA; Kunihiro ASADA

doi:10.1587/transele.E94.C.1098

1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells

Shingo MANDAI, Tetsuya IIZUKA, Toru NAKURA, Makoto IKEDA, Kunihiro ASADA

Full Text Views

0

Share
Cite this

Summary :

This paper proposes a time-to-digital converter (TDC) utilizing the cascaded time difference amplifier (TDA) and shows measurement results with 0.18 µm CMOS. The proposed TDC operates in two modes, a wide input range mode and a fine time resolution mode. We employ a non-linearity calibration technique based on a lookup table. The wide input range mode shows 10.2 ps time resolution over 1.3 ns input range with DNL and INL of +0.8/-0.7LSB and +0.8/-0.4LSB, respectively. The fine time resolution mode shows 1.0 ps time resolution over 60 ps input range with DNL and INL of +0.9/-0.9LSB and +0.8/-1.0LSB, respectively.

Publication: IEICE TRANSACTIONS on Electronics Vol.E94-C No.6 pp.1098-1104

Publication Date: 2011/06/01

Publicized

Online ISSN: 1745-1353

DOI: 10.1587/transele.E94.C.1098

Type of Manuscript: PAPER

Category: Electronic Circuits

Cite this

Copy

Shingo MANDAI, Tetsuya IIZUKA, Toru NAKURA, Makoto IKEDA, Kunihiro ASADA, "1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells" in IEICE TRANSACTIONS on Electronics, vol. E94-C, no. 6, pp. 1098-1104, June 2011, doi: 10.1587/transele.E94.C.1098.
Abstract: This paper proposes a time-to-digital converter (TDC) utilizing the cascaded time difference amplifier (TDA) and shows measurement results with 0.18 µm CMOS. The proposed TDC operates in two modes, a wide input range mode and a fine time resolution mode. We employ a non-linearity calibration technique based on a lookup table. The wide input range mode shows 10.2 ps time resolution over 1.3 ns input range with DNL and INL of +0.8/-0.7LSB and +0.8/-0.4LSB, respectively. The fine time resolution mode shows 1.0 ps time resolution over 60 ps input range with DNL and INL of +0.9/-0.9LSB and +0.8/-1.0LSB, respectively.
URL: https://globals.ieice.org/en_transactions/electronics/10.1587/transele.E94.C.1098/_p

Copy

@ARTICLE{e94-c_6_1098,
author={Shingo MANDAI, Tetsuya IIZUKA, Toru NAKURA, Makoto IKEDA, Kunihiro ASADA, },
journal={IEICE TRANSACTIONS on Electronics},
title={1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells},
year={2011},
volume={E94-C},
number={6},
pages={1098-1104},
abstract={This paper proposes a time-to-digital converter (TDC) utilizing the cascaded time difference amplifier (TDA) and shows measurement results with 0.18 µm CMOS. The proposed TDC operates in two modes, a wide input range mode and a fine time resolution mode. We employ a non-linearity calibration technique based on a lookup table. The wide input range mode shows 10.2 ps time resolution over 1.3 ns input range with DNL and INL of +0.8/-0.7LSB and +0.8/-0.4LSB, respectively. The fine time resolution mode shows 1.0 ps time resolution over 60 ps input range with DNL and INL of +0.9/-0.9LSB and +0.8/-1.0LSB, respectively.},
keywords={},
doi={10.1587/transele.E94.C.1098},
ISSN={1745-1353},
month={June},}

Copy

TY - JOUR
TI - 1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells
T2 - IEICE TRANSACTIONS on Electronics
SP - 1098
EP - 1104
AU - Shingo MANDAI
AU - Tetsuya IIZUKA
AU - Toru NAKURA
AU - Makoto IKEDA
AU - Kunihiro ASADA
PY - 2011
DO - 10.1587/transele.E94.C.1098
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E94-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 2011
AB - This paper proposes a time-to-digital converter (TDC) utilizing the cascaded time difference amplifier (TDA) and shows measurement results with 0.18 µm CMOS. The proposed TDC operates in two modes, a wide input range mode and a fine time resolution mode. We employ a non-linearity calibration technique based on a lookup table. The wide input range mode shows 10.2 ps time resolution over 1.3 ns input range with DNL and INL of +0.8/-0.7LSB and +0.8/-0.4LSB, respectively. The fine time resolution mode shows 1.0 ps time resolution over 60 ps input range with DNL and INL of +0.9/-0.9LSB and +0.8/-1.0LSB, respectively.
ER -