A Circuit Technique for Enhancing Gain of Complementary Input Operational Amplifier with High Power Efficiency

Tohru KANEKO; Masaya MIYAHARA; Akira MATSUZAWA

doi:10.1587/transele.E98.C.315

A Circuit Technique for Enhancing Gain of Complementary Input Operational Amplifier with High Power Efficiency

Tohru KANEKO, Masaya MIYAHARA, Akira MATSUZAWA

Full Text Views

0

Share
Cite this

Summary :

Negative feedback technique employing high DC gain operational amplifier (op-amp) is one of the most important techniques in analog circuit design. However, high DC gain op-amp is difficult to realize in scaled technology due to a decrease of intrinsic gain. In this paper, high DC gain op-amp using common-gate topology with high power efficiency is proposed. To achieve high DC gain, large output impedance is required but input transistors' drain conductance decreases output impedance of conventional topology such as folded cascode topology with complementary input. This is because bias current of the output side transistors is not separated from the bias current of the input transistors. On the other hand, proposed circuit can suppress a degradation of output impedance by inserting common-gate topology between input and output side. This architecture separates bias current of the input transistors from that of the output side, and hence the effect of the drain conductance of input transistors is reduced. As the result, proposed circuit can increase DC gain about 10 dB compared with the folded cascode topology with complementary input in 65 nm CMOS process. Moreover, power consumption can be reduced because input NMOS and PMOS share bias current. According to the simulation results, for the same power consumption, in the proposed circuit gain-bandwidth product (GBW) is improved by approximately 30% and noise is also reduced in comparison to the conventional topology.

Publication: IEICE TRANSACTIONS on Electronics Vol.E98-C No.4 pp.315-321

Publication Date: 2015/04/01

Publicized

Online ISSN: 1745-1353

DOI: 10.1587/transele.E98.C.315

Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design---Architecture, Circuit, Device and Design Methodology)

Category

Authors

Tohru KANEKO
  Tokyo Institute of Technology
Masaya MIYAHARA
  Tokyo Institute of Technology
Akira MATSUZAWA
  Tokyo Institute of Technology

Keyword

Op-Amp, CMOS, Complementary Input, Gain Enhancement

Cite this

Copy

Tohru KANEKO, Masaya MIYAHARA, Akira MATSUZAWA, "A Circuit Technique for Enhancing Gain of Complementary Input Operational Amplifier with High Power Efficiency" in IEICE TRANSACTIONS on Electronics, vol. E98-C, no. 4, pp. 315-321, April 2015, doi: 10.1587/transele.E98.C.315.
Abstract: Negative feedback technique employing high DC gain operational amplifier (op-amp) is one of the most important techniques in analog circuit design. However, high DC gain op-amp is difficult to realize in scaled technology due to a decrease of intrinsic gain. In this paper, high DC gain op-amp using common-gate topology with high power efficiency is proposed. To achieve high DC gain, large output impedance is required but input transistors' drain conductance decreases output impedance of conventional topology such as folded cascode topology with complementary input. This is because bias current of the output side transistors is not separated from the bias current of the input transistors. On the other hand, proposed circuit can suppress a degradation of output impedance by inserting common-gate topology between input and output side. This architecture separates bias current of the input transistors from that of the output side, and hence the effect of the drain conductance of input transistors is reduced. As the result, proposed circuit can increase DC gain about 10 dB compared with the folded cascode topology with complementary input in 65 nm CMOS process. Moreover, power consumption can be reduced because input NMOS and PMOS share bias current. According to the simulation results, for the same power consumption, in the proposed circuit gain-bandwidth product (GBW) is improved by approximately 30% and noise is also reduced in comparison to the conventional topology.
URL: https://globals.ieice.org/en_transactions/electronics/10.1587/transele.E98.C.315/_p

Copy

@ARTICLE{e98-c_4_315,
author={Tohru KANEKO, Masaya MIYAHARA, Akira MATSUZAWA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Circuit Technique for Enhancing Gain of Complementary Input Operational Amplifier with High Power Efficiency},
year={2015},
volume={E98-C},
number={4},
pages={315-321},
abstract={Negative feedback technique employing high DC gain operational amplifier (op-amp) is one of the most important techniques in analog circuit design. However, high DC gain op-amp is difficult to realize in scaled technology due to a decrease of intrinsic gain. In this paper, high DC gain op-amp using common-gate topology with high power efficiency is proposed. To achieve high DC gain, large output impedance is required but input transistors' drain conductance decreases output impedance of conventional topology such as folded cascode topology with complementary input. This is because bias current of the output side transistors is not separated from the bias current of the input transistors. On the other hand, proposed circuit can suppress a degradation of output impedance by inserting common-gate topology between input and output side. This architecture separates bias current of the input transistors from that of the output side, and hence the effect of the drain conductance of input transistors is reduced. As the result, proposed circuit can increase DC gain about 10 dB compared with the folded cascode topology with complementary input in 65 nm CMOS process. Moreover, power consumption can be reduced because input NMOS and PMOS share bias current. According to the simulation results, for the same power consumption, in the proposed circuit gain-bandwidth product (GBW) is improved by approximately 30% and noise is also reduced in comparison to the conventional topology.},
keywords={},
doi={10.1587/transele.E98.C.315},
ISSN={1745-1353},
month={April},}

Copy

TY - JOUR
TI - A Circuit Technique for Enhancing Gain of Complementary Input Operational Amplifier with High Power Efficiency
T2 - IEICE TRANSACTIONS on Electronics
SP - 315
EP - 321
AU - Tohru KANEKO
AU - Masaya MIYAHARA
AU - Akira MATSUZAWA
PY - 2015
DO - 10.1587/transele.E98.C.315
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E98-C
IS - 4
JA - IEICE TRANSACTIONS on Electronics
Y1 - April 2015
AB - Negative feedback technique employing high DC gain operational amplifier (op-amp) is one of the most important techniques in analog circuit design. However, high DC gain op-amp is difficult to realize in scaled technology due to a decrease of intrinsic gain. In this paper, high DC gain op-amp using common-gate topology with high power efficiency is proposed. To achieve high DC gain, large output impedance is required but input transistors' drain conductance decreases output impedance of conventional topology such as folded cascode topology with complementary input. This is because bias current of the output side transistors is not separated from the bias current of the input transistors. On the other hand, proposed circuit can suppress a degradation of output impedance by inserting common-gate topology between input and output side. This architecture separates bias current of the input transistors from that of the output side, and hence the effect of the drain conductance of input transistors is reduced. As the result, proposed circuit can increase DC gain about 10 dB compared with the folded cascode topology with complementary input in 65 nm CMOS process. Moreover, power consumption can be reduced because input NMOS and PMOS share bias current. According to the simulation results, for the same power consumption, in the proposed circuit gain-bandwidth product (GBW) is improved by approximately 30% and noise is also reduced in comparison to the conventional topology.
ER -